-
1
-
-
0024699067
-
An improved search algorithm for the design of multiplierless fir filters with powers-of-two coefficients
-
July
-
H. Samueli, "An improved search algorithm for the design of multiplierless fir filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, pp. 1044-1047, July 1989.
-
(1989)
IEEE Trans. Circuits Syst.
, vol.36
, pp. 1044-1047
-
-
Samueli, H.1
-
2
-
-
0020763686
-
Fir filter design over a discrete powers-of-two coefficient space
-
June
-
Y. C. Lim and S. R. Parker, "Fir filter design over a discrete powers-of-two coefficient space," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-31, pp. 583-591, June 1983.
-
(1983)
IEEE Trans. Acoust., Speech, Signal Processing
, vol.ASSP-31
, pp. 583-591
-
-
Lim, Y.C.1
Parker, S.R.2
-
3
-
-
0030219197
-
Fast FIR digital filter structures using minimal number of adders and its application to filter design
-
Aug.
-
M. Yagyu, A. Nishihara, and N. Fujii, "Fast FIR digital filter structures using minimal number of adders and its application to filter design," IEICE Trans. Fundamentals, vol. E79-A, no. 8, pp. 1120-1128, Aug. 1996.
-
(1996)
IEICE Trans. Fundamentals
, vol.E79-A
, Issue.8
, pp. 1120-1128
-
-
Yagyu, M.1
Nishihara, A.2
Fujii, N.3
-
4
-
-
0031168367
-
Algorithms for low power and high speed fir filter realization using differential coefficients
-
June
-
N. Sankarayya, K. Roy, and D. Bhattacharya, "Algorithms for low power and high speed fir filter realization using differential coefficients," IEEE Trans. Circuits Syst. II, vol. 44, pp. 488-497, June 1997.
-
(1997)
IEEE Trans. Circuits Syst. II
, vol.44
, pp. 488-497
-
-
Sankarayya, N.1
Roy, K.2
Bhattacharya, D.3
-
5
-
-
0033149029
-
Decorrelating (decor) transformations for low-power digital filters
-
June
-
S. Ramprasad, I. N. Hajj, and N. R. Shanbhag, "Decorrelating (decor) transformations for low-power digital filters," IEEE Trans. Circuits Syst. II, vol. 46, pp. 776-788, June 1999.
-
(1999)
IEEE Trans. Circuits Syst. II
, vol.46
, pp. 776-788
-
-
Ramprasad, S.1
Hajj, I.N.2
Shanbhag, N.R.3
-
6
-
-
0030260927
-
Subexpression sharing in filters using canonic signed digital multipliers
-
Oct.
-
R. I. Hartley, "Subexpression sharing in filters using canonic signed digital multipliers," IEEE Trans. Circuits Syst. II, vol. 43, pp. 677-688, Oct. 1996.
-
(1996)
IEEE Trans. Circuits Syst. II
, vol.43
, pp. 677-688
-
-
Hartley, R.I.1
-
7
-
-
0030086034
-
Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination
-
Feb.
-
M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Comput.-Aided Des., vol. 15, pp. 151-165, Feb. 1996.
-
(1996)
IEEE Trans. Comput.-Aided Des.
, vol.15
, pp. 151-165
-
-
Potkonjak, M.1
Srivastava, M.B.2
Chandrakasan, A.P.3
-
8
-
-
0032752016
-
A new algorithm for elimination of common subexpressions
-
Jan.
-
R. Pasko et al., "A new algorithm for elimination of common subexpressions," IEEE Trans. Comput.-Aided Des., vol. 18, pp. 58-68, Jan. 1999.
-
(1999)
IEEE Trans. Comput.-Aided Des.
, vol.18
, pp. 58-68
-
-
Pasko, R.1
-
9
-
-
0029374075
-
Use of minimum adder multiplier blocks in fir digital filters
-
Sept.
-
A. G. Dempster and M. D. Macleod, "Use of minimum adder multiplier blocks in fir digital filters," IEEE Trans. Circuits Syst., vol. 42, pp. 569-577, Sept. 1995.
-
(1995)
IEEE Trans. Circuits Syst.
, vol.42
, pp. 569-577
-
-
Dempster, A.G.1
Macleod, M.D.2
-
10
-
-
0034857669
-
Digital filter synthesis based on minimal signed digit representation
-
I.-C. Park and H.-J. Kang, "Digital filter synthesis based on minimal signed digit representation," in Proc. Des. Automation Conf., 2001, pp. 468-473.
-
Proc. Des. Automation Conf., 2001
, pp. 468-473
-
-
Park, I.-C.1
Kang, H.-J.2
-
11
-
-
0036474435
-
A graph theoretic approach for synthesizing very low-complexity high-speed digital filters
-
Feb.
-
K. Muhammad and K. Roy, "A graph theoretic approach for synthesizing very low-complexity high-speed digital filters," IEEE Trans. Comput.-Aided Des., vol. 21, no. 2, pp. 204-216, Feb. 2002.
-
(2002)
IEEE Trans. Comput.-Aided Des.
, vol.21
, Issue.2
, pp. 204-216
-
-
Muhammad, K.1
Roy, K.2
-
12
-
-
85017315167
-
A graph theoretic approach for design and synthesis of multiplierless fir filters
-
____, "A graph theoretic approach for design and synthesis of multiplierless fir filters," in Proc. ISSS, 1999.
-
Proc. ISSS, 1999
-
-
Muhammad, K.1
Roy, K.2
-
13
-
-
0003831564
-
Algorithmic and architectural techniques for low power digital signal processing
-
Ph.D. dissertation, Purdue Univ., West Lafayette, IN
-
K. Muhammad, "Algorithmic and Architectural Techniques for Low Power Digital Signal Processing," Ph.D. dissertation, Purdue Univ., West Lafayette, IN, 1999.
-
(1999)
-
-
Muhammad, K.1
-
14
-
-
0033709731
-
Minimally redundant parallel implementation of digital filters and vector scaling
-
K. Muhammad and K. Roy, "Minimally redundant parallel implementation of digital filters and vector scaling," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing, vol. 6, 2000, pp. 3295-3298.
-
(2000)
Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing
, vol.6
, pp. 3295-3298
-
-
Muhammad, K.1
Roy, K.2
-
15
-
-
0003513556
-
-
Englewood Cliffs, NJ: Prentice-Hall
-
Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
-
(1989)
Discrete-Time Signal Processing
-
-
-
17
-
-
0034842298
-
Decision feedback equalizer with two's complement computation sharing multiplication
-
H. Choo, K. Muhammad, and K. Roy, "Decision feedback equalizer with two's complement computation sharing multiplication," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., vol. 2, 2001, pp. 1245-1248.
-
(2001)
Proc. IEEE Int. Conf. Acoust., Speech, Signal Process.
, vol.2
, pp. 1245-1248
-
-
Choo, H.1
Muhammad, K.2
Roy, K.3
-
19
-
-
77957223221
-
Bianry arithmetic
-
New York: Academic
-
G. W. Reitwiesner, "Bianry arithmetic," in Advances in Computers. New York: Academic, 1960, vol. 1, pp. 231-308.
-
(1960)
Advances in Computers
, vol.1
, pp. 231-308
-
-
Reitwiesner, G.W.1
-
20
-
-
0008635145
-
Minimizing quantization effects using the tms320 digital signal processor family
-
Texas Instruments, Dallas, TX
-
E. Cooper, "Minimizing Quantization Effects Using the tms320 Digital Signal Processor Family," Texas Instruments, Dallas, TX. Available: http://www.ti.com/sc/docs/psheets/abstract/apps/spra035.htm.
-
-
-
Cooper, E.1
|