Fast FIR digital filter structures using minimal number of adders and its application to filter design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E79-A, Issue 8, 1996, Pages 1120-1128

  Yagyu, Mitsuhiko ^a   Nishihara, Akinori ^a   Fujii, Nobuo ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

CSD expression; FIR digital filter; MILP

Indexed keywords

ADDERS; ALGORITHMS; CODES (SYMBOLS); COMPUTER SIMULATION; FREQUENCY RESPONSE; INTEGER PROGRAMMING; LOGIC CIRCUITS;

CANONIC SIGNED DIGIT CODE; HARTLEYS TECHNIQUE; MIXED INTEGER LINEAR PROGRAMMING;

DIGITAL FILTERS;

EID: 0030219197     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (10)

1. R. Jain, P.T. Yang, and T. Yoshino, "FIRGEN: A computer-aided design system for high performance FIR filter integrated circuits," IEEE Trans. Signal Process., vol.39, no.7, pp.1655-1668, July 1991.
2. D. Li, "Minimum number of adders for implementing a multiplier and its application to the design of multiplierless digital filters," IEEE Trans. Circuits & Syst., vol.42, no.7, pp.453-460, July 1995.
3. R. Hartley, "Optimization of canonic signed digit multipliers for filter design," Proc. IEEE Int. Symp. Circuits & Syst., pp.1992-1995, June 1991.
4. A.G. Dempster and M.D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits & Syst., vol.42, no.9, pp.569-577, Sept. 1995.
5. H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits & Syst., vol.36, no.7, pp.1044-1047, July 1989.
6. Y.C. Lim, "Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude," IEEE Trans. Circuits & Syst., vol.37, no.12, pp.1480-1486, Dec. 1990.
7. N. Benvenuto, M. Marchesi, and A. Uncini, "Applications of simulated annealing for the design of special digital filters," IEEE Trans. Signal Process., vol.40, no.2, pp.323-332, Feb. 1992.
8. M. Yagyu, T. Yoshida, A. Nishihara, and N. Fujii, "Design of FIR digital filters with minimum weight representation," Proc. IEEE Int. Symp. Circuits & Syst., pp.227-230, May 1995.
9. M. Yagyu, A. Nishihara, and N. Fujii, "Design of FIR digital filters using estimates of error function over CSD coefficient space," IEICE Trans. Fundamentals, vol.E79-A, no.3, pp.283-290, March 1996.
10. Y.C. Lim, J.B. Evans, and B. Liu, "Decomposition of binary integers into signed power-of-two terms," IEEE Trans. Circuits & Syst., vol.38, no.6, pp.667-672, June 1991.