A novel buffer circuit for energy efficient signaling in dual-VDD systems

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2005, Pages 462-467

  Kaul, Himanshu ^a   Sylvester, Dennis ^b  

^a INTEL RESEARCH   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Dual VDD; Low power; On chip signaling; Repeaters

Indexed keywords

ELECTRIC CURRENTS; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; MOS DEVICES; SIGNALING; TELECOMMUNICATION REPEATERS;

DUAL-VDD; LOW-POWER; ON-CHIP SIGNALING;

NETWORKS (CIRCUITS);

EID: 29244451904     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1057661.1057772     Document Type: Conference Paper

References (15)

1. R. Ho, et. al., "The Future of Wires", Proc. IEEE, pp. 490-504, Apr 2001.
2. K. Usami and M. Horowitz, "Clustered Voltage Scaling Technique for Low-Power Design," Proc. ISLPED, pp. 3-8, 1995.
3. C. Chen, et. al., "On Gate Level Power Optimization using Dual-supply Voltages," IEEE TVLSI, vol. 9, pp. 616-629, Oct. 2001.
4. K. Usami, et. al., "Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor," IEEE JSSC, pp. 463-472, Mar. 1998.
5. M. Hamada, Y. Ootaguro and T. Kuroda, "Utilizing Surplus Timing for Power Reduction," Proc. CICC, pp. 89-92, 2001.
6. M. Takahashi, et. al., "A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme," IEEE JSSC, pp. 1772-1780, Nov. 1998.
7. T. Kuroda and M. Hamada, "Low-Power CMOS Digital Design with Dual Embedded Adaptive Power Supplies," IEEE JSSC, pp. 652-655, Apr. 2000.
8. A.B. Kahng, S. Muddu and E. Sarto, "Interconnect optimization strategies for high-performance VLSI designs", Intl. Conf. VLSI Design, pp. 464-469, 1999.
9. H. Zhang, et. al., "Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness", IEEE TVLSI, Vol. 8, pp. 264-272, June 2000.
10. Y. Nakagome, et. al., "Sub-l-V swing internal bus architecture for future low-power ULSPs", IEEE JSSC, Vol. 28, pp. 414-419, April 1993.
11. M. Hiraki, et. al., "Data-dependent logic swing internal bus architecture for ultralow-power LSI's", IEEE JSSC, Vol. 30, pp. 397-402, April 1995.
12. H. Yamauchi, et. al., "An asymptotically zero power chargerecycling bus architecture for battery-operated ultrahigh data rate ULSI's", IEEE JSSC, Vol. 30, pp. 423-431, April 1995.
13. R. Colshan and B. Jaroun, "A novel reduced swing CMOS BUS interface circuit for high speed low power VLSI systems", Proc. Intl. Symp. Circuits and Systems, Vol. 4, pp. 351-354, May 1994.
14. Y. Massoud, et. al., "Modeling and analysis of differential signaling for minimizing inductive crosstalk," Proc. DAC, pp. 804-809, 2001.
15. S. Tyagi, et. al., "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects", IEDM Technical Digest, pp. 567-570, 2000.