A study of netlist structure and placement efficiency

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2004, Pages 198-203

  Liu, Qinghua ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

Efficiency; Netlist Structure; Placement

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; CORRELATION METHODS; FORMAL LOGIC; SIMULATED ANNEALING; STATISTICAL METHODS;

MULTIPIN NETS; NETLIST STRUCTURE; PLACEMENT;

COMPUTER AIDED ENGINEERING;

EID: 2942635240     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/981066.981109     Document Type: Conference Paper

References (24)

1. S.N.Adya, M.C.Yildiz, I.L.Markov, P.G.Villarrubia, P.N.Parakh and P.H.Madden, Benchmarking for Large-scale Placement and Beyond, in Proc. Intl. Symp. on Physical Design, pp.95-103, 2003.
2. C.J.Alpert, J.H.Huang and A.B.Kahng, Multi-level Circuit Partitioning", Design Automation Conference, pp.530-533, 1997.
3. A.E.Caldwell, A.B.Kahng and I.L.Markov, "Improved Algorithms for Hypergraph Bisection", ASP-DAC, pp.661-666, 2000.
4. A.E.Caldwell, A.B.Kahng and I.L.Markov, "Can Recursive Bisection alone Produce Routable Placements", Design Automation Conference, pp.260-263, 2000.
5. A.E.Caldwell, A.B.Kahng and I.L.Markov, "Optimal Partitioners and End-case Placers for Standard-cell Layout", IEEE Transactions on Computer Aided Design, vol.19, no.11, pp. 1304-1314, 2000.
6. T. F. Chan, J. Cong, T. Kong and J. Shinned, "Multilevel Optimization for Large-scale Circuit Placement", Proc. of Int. Conf. on Computer-Aided Design, pp. 171-176, 2000.
7. T. F. Chan, J. Cong, J. Shinnerl and K. Sze, "An Enhanced Multilevel Algorithm for Circuit Placement", Proc. of Int. Conf. on Computer-Aided Design, pp. 299-306, November 2003.
8. C.C.Chang, J.Cong and M.Xie, "Optimality and Scalability Study of Existing Placement Algorithms", ASP-DAC, pp.621-627, 2003.
9. J.Cong, M.Romesis and M.Xie, "Optimality and Scalability Study of Partitioning and Placement Algorithms", In Proc. Intl. Symp. on Physical Design, pp.88-94, Apr 2003
10. H.Eisenmann and F.M.Johannes, "Generic Global Placement and Floorplanning", Design Automation Conference, pp.269-274, 1998.
11. C.M.Fiduccia and R.M.Mattheyses, "A Linear Time Heuristic for Improve Network Partitions", Design Automation Conference, pp.175-181, 1982.
12. B.Hu and M.Marek-Sadowska, "Fine-granularity Clustering for Large-scale Placement Problems", In Proc. Intl. Symp. on Physical Design, pp.67-74, Apr 2003
13. G.Karypis, R.Aggarwal, V.Kurnar and S.Shekhar, "Multi-level Hypergraph Partition: Applications in VLSI Design", Design Automation Conference, pp.526-529, 1997.
14. P.Kudva, A.Sullivan and W. Dougherty, "Metrics for Structural Logic Synthesis", Proc. of Int. Conf. on Computer-Aided Design, pp. 551-556, 2002.
15. T.Kutzschebauch and L.Stok, "Congestion Aware Layout Driven Logic Synthesis", Proc. of Int. Conf. on Computer-Aided Design, pp. 216-223, 2001.
16. M.Pedram and N.Bhat, "Layout Driven Technology Mapping", In Design Automation Conference, pp.99-105, 1991.
17. M.Pedram and N.Bhat, "Layout Driven Logic Restructure/ Decomposition", Proc. of Int. Conf. on Computer-Aided Design, pp. 134-137, 1991.
18. M. Sarrafzadeh and M. Wang, "NRG: Global and Detailed Placement". Proc. of Int. Conf. on Computer-Aided Design, pp. 164-169, 1997
19. D.Stroobandt, P.Verplaetse and J.Van Campenhout, "Generating Synthetic Benchmark Circuits for Evaluating CAD Tools", IEEE Transactions on Computer Aided Design, vol.19, no.9, 2000.
20. R.Tsai, E.S.Kuh and C.Hsu, "PROUD: A Sea-of-gates Placement Algorithm", IEEE Design&Test of Computers, pp.44-56, 1988.
21. M.Wang, X.Yang and M.Sarrafzadeh, "Dragon2000: Standard-cell Placement Tool for Large Industry Circuits", Proc. of Int. Conf. on Computer-Aided Design, pp. 260-264, 2000.
22. X.Yang, B.K.Choi and M.Sarrafzadeh, "Routability Driven White Space Allocation for Fixed-Die Standard-Cell Placement", In Proc. Intl. Symp. on Physical Design, pp.42-47, Apr 2002.
23. VLSI CAD Bookshelf: http://www.gigascale.org/bookshelf/
24. Gnl Version 1.1.1: http://www.elis.ugent.be/~pvrplaet/gnl/