A low power architecture for embedded perception

CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2004, Pages 46-56

  Mathew, Binu ^a   Davis, Al ^a   Parker, Mike ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

Computer vision; Embedded systems; Low power design; Perception; Speech recognition; Stream processor; VLIW

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER VISION; ENERGY UTILIZATION; INTERFACES (COMPUTER); PROGRAM PROCESSORS; SPEECH RECOGNITION;

LOW POWER DESIGN; MEMORY SYSTEM; STREAM PROCESSOR; VLIW;

EMBEDDED SYSTEMS;

EID: 29144438963     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1023833.1023842     Document Type: Conference Paper

References (26)

1. D. Brash. The ARM Archtecture Version 6 (ARMv6). ARM Holdings pic Whitepaper, January 2002.
2. T. Callahan and J. Wawrzynek. Adapting software pipelining for reconfigurable computing. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), San Jose, CA, 2000. ACM.
3. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), pages 201-204, June 2000.
4. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. Predictive technology model. http://www-device.eecs.berkeley.edu/~ptm, 2002.
5. A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In D. A. Buell and K. L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 31-39, Los Alamitos, CA, 1994. IEEE Computer Society Press.
6. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277-1284, September 1996.
7. R. E. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20(2):60-70, March 2000.
8. M. K. Gowan, L. L. Biro, and D. B. Jackson. Power considerations in the design of the Alpha 21264 microprocessor. In Design Automation Conference, pages 726-731, 1998.
9. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 3rd edition, 2002.
10. J. Hoogerbrugge and L. Augusteijn. Instruction scheduling for TriMedia. Journal of Instruction-Level Parallelism, 1(1), Feb. 1999.
11. J. Hoogerbrugge, H. Corporaal, and H. Mulder. MOVE: a framework for high-performance processor design. In Proceedings of the 1991 ACM/IEEE conference on Super computing, pages 692-701. ACM Press, 1991.
12. X. Huang, F. Alleva, H.-W. Hon, M.-Y. Hwang, K.-F. Lee, and R. Rosenfeld. The SPHINX-II speech recognition system: an overview. Computer Speech and Language, 7(2):137-148, 1993.
13. S. M. Joshi. Some fast speech processing algorithms using Altivec technology. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pages 2135 - 2138, Mar. 1999.
14. B. Mathew. The Perception Processor. PhD thesis, School of Computing, University of Utah, Aug. 2004.
15. B. Mathew and A. Davis. A Loop Accelerator for Low Power Embedded VLIW Processors. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2004.
16. B. Mathew, A. Davis, and R. Evans. A characterization of visual feature recognition. In Proceedings of the IEEE 6th Annual Workshop on Workload Characterization (WWC-6), pages 3-11, October 2003.
17. B. Mathew, A. Davis, and Z. Fang. A low-power accelerator for the Sphinx 3 speech recognition system. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES '03), pages 210-219, October 2003.
18. B. Mathew, A. Davis, and A. Ibrahim. Perception coprocessors for embedded systems. In Proceedings of the Workshop on Embedded Systems for Real- Time Multimedia (ESTIMedia), pages 109-116, October 2003.
19. S. O. Memik, E. Bozorgzadeh, R. Kastner, and M. Sarrafzade. A super-scheduler for embedded reconfigurable systems. In Proceedings of the International Conference on Computer-Aided Design (ICCAD), page 391, Nov. 2001.
20. H. Nguyen and L. K. John. Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology. In International Conference on Supercomputing, pages 11-20, 1999.
21. S. Rixner, W. J. Dally, U. J. Kapasi, B. Khailany, A. Lopez-Lagunas, P. R. Mattson, and J. D. Owens. A bandwidth-efficient architecture for media processing. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-31), pages 3-13, Nov. 1998.
22. H. A. Rowley, S. Baluja, and T. Kanade. Neural network-based face detection. IEEE Transactions on Pattern Analysis and Machine Intelligence, 20(1).-23-38, 1998.
23. P. Viola and M. Jones. Rapid object detection using a boosted cascade of simple features. In IEEE Computer Society Conference on Computer Vision and Pattern Recognition, Dec. 2001.
24. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it all to software: Raw machines. IEEE Computer, 30(9):86-93, 1997.
25. N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI Design, A Systems Perspective. Addison Wesley, second edition, 1993.
26. H.-S. Yun and J. Kim. Power-aware modulo scheduling for high-performance vliw processors. In Proceedings of the 2001 International Symposium on Low Power Electronics and Design, pages 40-45. ACM Press, 2001.