A low-power accelerator for the SPHINX 3 speech recognition system

CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2003, Pages 210-219

  Mathew, Binu ^a   Davis, Al ^a   Fang, Zhen ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

ASIC; Embedded systems; Low power design; Special purpose hardware; Speech recognition

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; COMPUTER HARDWARE; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; OPTIMIZATION; REAL TIME SYSTEMS;

LOW POWER DESIGN; MOORE'S LAW; SPECIAL PURPOSE HARDWARE; UBIQUITOUS COMPUTING;

SPEECH RECOGNITION;

EID: 18844433537     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/951710.951739     Document Type: Conference Paper

References (17)

1. A. Abnous, K. Seno, Y. Ichikawa, M. Wan, and J. M. Rabaey. Evaluation of a low-power reconfigurable DSP architecture. In IPPS/SPDP Workshops, pages 55-60, 1998.
2. K. Agaram, S. W. Keckler, and D. Burger. A characterization of speech recognition on modern computer systems. In Proceedings of the 4th IEEE Workshop on Workload Characterization, Dec. 2001.
3. T. Ananthamaran and R. Bisiani. A hardware accelerator for speech recognition algorithms. In Proceeedings of the 13th International Symposium on Computer Architecture, June 1986.
4. R. Cole, J. Mariani, H. Uszkoreit, A. Zaenen, and V. Zue. Survey of the State of the Art in Human Language Technology. Cambridge University Press, 1995.
5. J. G. F. David Pallett and M. A. Przybocki. 1996 preliminary broadcast news benchmark tests. In Proceedings of the 1997 DARPA Speech Recognition Workshop, Feb. 1997.
6. T. Hain, P. Woodland, G. Evermann, and D. Povey. The cu-htk march 2000 hub5e transcription system. 2000.
7. X. Huang, F. Alleva, H.-W. Hon, M.-Y. Hwang, K.-F. Lee, and R. Rosenfeld. The SPHINX-II speech recognition system: an overview. Computer Speech and Language, 7(2):137-148, 1993.
8. C. Lai, S.-L. Lu, and Q. Zhao. Performance analysis of speech recognition software. In Proceedings of the Fifth Workshop on Computer Architecture Evaluation using Commercial Workloads, Feb. 2002.
9. B. Mathew, A. Davis, and A. Ibrahim. Perception Coprocessors for Embedded Systems. In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia), October 2003.
10. L. W. McVoy and C. Staelin. lmbench: Portable tools for performance analysis. In USENIX Annual Technical Conference, pages 279-294, 1996.
11. R. Mosur. Efficient Algorithms for Speech Recognition. PhD thesis, Carnegie Mellon University, May 1996. CMU-CS-96-143.
12. J. Pihl, T. Svendsen, and M. H. Johnsen. A VLSI Implementation of Pdf Computations in HMM Based Speech Recognition. In Proceedings of the IEEE Region Ten Conference on Digital Signal Processing Applications (TENCON'96), Nov. 1996.
13. H. Schmit, D. Whelihan, A. Tsai, M. Moe, B. Levine, and R. Taylor. Piperench: a virtualized programmable datapath in 0.18 micron technology. In Proceedings of the IEEE Custom Integrated Circuits Conference, pages 63-66, 2002.
14. M. Seltzer. Sphinx iii signal processing front end specification, http://perso.enst.fr/sirocco/, May 2002.
15. S. Srivastava. Fast gaussian evaluations in large vocabulary continuous speech recognition. M.S. Thesis, Department of Electrical and Computer Engineering, Mississippi State University, Oct. 2002.
16. Y. F. Tong, R. Rutenbar, and D. Nagle. Minimizing floating-point power dissipation via bit-width reduction. In Proceedings of the 1998 International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, 1998.
17. S. Young. Large vocabulary continuous speech recognition: A review. In Proceedings of the IEEE Workshop on Automatic Speech Recognition and Understanding, pages 3-28, Dec. 1995.