On the combined input-crosspoint buffered switch with round-robin arbitration

IEEE Transactions on Communications

Volumn 53, Issue 11, 2005, Pages 1945-1951

  Rojas Cessa, Roberto ^a   Oki, Eiji ^b   Chao, H Jonathan ^c  

^a NEW JERSEY INSTITUTE OF TECHNOLOGY   (United States)

^b NTT Network Service Systems Laboratories   (Japan)

^c POLYTECHNIC UNIVERSITY   (United States)

Author keywords

Buffered crossbar; Credit based flow control; Crosspoint buffered switch; Round robin arbitration; Virtual output queue

Indexed keywords

BUFFER STORAGE; COMPUTER SIMULATION; MATHEMATICAL MODELS; TELECOMMUNICATION TRAFFIC; TIME DIVISION MULTIPLEXING;

BUFFERED CROSSBAR; CREDIT-BASED FLOW CONTROL; CROSSPOINT-BUFFERED SWITCH; ROUND-ROBIN ARBITRATION; VIRTUAL QUEUE;

PACKET SWITCHING;

EID: 28844469966     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCOMM.2005.858667     Document Type: Article

References (27)

1. M. Karol and M. Hluchyj, "Queuing in high-performance packet-switching," IEEE J. Sel. Areas Commun., vol. 6, no. 12, pp. 1587-1597, Dec. 1988.
2. T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High speed switch scheduling for local area networks," ACM Trans. Comput. Syst., vol. 11, no. 4, pp. 319-352, Nov. 1993.
3. N. McKeown, A. Mekkittikul, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," IEEE Trans. Commun., vol. 47, no. 8, pp. 1260-1267, Aug. 1999.
4. A. Mekkittikul and N. McKeown, "A practical scheduling algorithm to achieve 100% throughput in input-queued switches," in Proc. INFOCOM, vol. 2, Mar. 1998, pp. 792-799.
5. N. McKeown, "The iSLIP scheduling algorithm for input-queue switches," IEEE/ACM Trans. Netw., vol. 7, no. 2, pp. 188-200, Apr. 1999.
6. P. P. Krishna, N. S. Patel, A. Charny, and R. Simcoe, "On the speedup required for work-conserving crossbar switches," IEEE J. Sel. Areas Commun., vol. 27, no. 6, pp. 1052-1066, Jun. 1999.
7. G. Nong, J. K. Muppala, and M. Hamdi, "Analysis of nonblocking ATM switches with multiple input queues," IEEE/ACM Trans. Netw., vol. 7. no. 1, pp. 60-74, Feb. 1999.
8. G. Nong, M. Hamdi, and J. K. Muppala, "Performance evaluation of multiple input-queued ATM switches with PIM scheduling under bursty traffic," IEEE Trans. Commun., vol. 49. no. 8, pp. 1329-1333, Aug. 2001.
9. N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitz, "Tiny Tera: A packet switch core," IEEE Micro, vol. 17, no. 1, pp. 26-33, Jan.-Feb. 1997.
10. Texas Instruments. (2001, Jan.) GS40 0.11-μm CMOS, Standard Cell/Gate Array, ver.1.0. [Online]. Available: http://www.ti.com/
11. S. Nojima, E. Tsutsui, H. Fukuda, and M. Hashimmoto, "Integrated packet network using bus matrix," IEEE J. Sel. Areas Commun., vol. SAC-5, no. 8, pp. 1284-1291, Oct. 1987.
12. A. K. Gupta, L. O. Barbosa, and N. D. Georganas, "16 × 16 limited intermediate buffer switch module for ATM networks," in Proc. GLOBECOM, Dec. 1991, pp. 939-943.
13. A. K. Gupta, L. O. Barbosa, and N. D. Georganas, "Limited intermediate buffer switch modules and their interconnection networks for B-ISDN," in Proc. Int. Conf. Commun., Jun. 1992, pp. 1646-1650.
14. E. Oki, N. Yamanaka, Y. Ohtomo, K. Okazaki, and R. Kawano, "A 10-Gb/s (1.25 Gb/s × 8) 4 × 0.25 - μm CMOS/SIMOX ATM switch based on scalable distributed arbitration," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1921-1934, Dec. 1999.
15. Y. Doi and N. Yamanaka, "A high-speed ATM switch with input and cross-point buffers," IEICE Trans. Commun., vol. E76, no. 3, pp. 310-314, Mar. 1993.
16. F. A. Tobagi, "Fast packet switch architectures for broadband integrated services digital networks," Proc. IEEE, vol. 78, no. 1, pp. 133-167, Jan. 1990.
17. H. Ahmadi and W. E. Denzel, "A survey of modern high-performance switching techniques," IEEE J. Sel. Areas Commun., vol. 7, no. 7, pp. 1091-1103, Sep. 1989.
18. R. Y. Awdeh and H. T. Mouftah, "Survey of ATM switch architectures," Comput. Netw. ISDN Syst., vol. 27, pp. 1567-1613, Nov. 1995.
19. D. C. Stephen and H. Zhang, "Implementing distributed packet fair queuing in a scalable switch architecture," in Proc. INFOCOM, vol. 1, 1998, pp. 282-290.
20. F. M.. Chiussi and A. Francini, "A distributed scheduling architecture for scalable packet switches," IEEE J. Sel. Areas Commun., vol. 18, no. 12, pp. 2665-2683, Dec. 2000.
21. R. Rojas-Cessa, E. Oki, Z. Jing, and H. J. Chao, "CIXB-1: Combined input-one-cell-crosspoint buffered switch," in Proc. IEEE Workshop High Perform. Switching Routing, May 2001, pp. 324-329.
22. F. M. Chiussi, Y. Xia, and V. P. Kumar, "Backpressure in shared-memory based atm switches under multiplexed bursty sources," in IEEE INFOCOM, Mar. 1996, pp. 830-843.
23. B. Li, M. Hamdi, and X-R. Cao, "An efficient scheduling algorithm for input-queuing ATM switches," in Proc. IEEE Broadband Switching Syst., 1997, pp. 148-154.
24. C-S. Chang, D-S. Lee, and Y-S. Jou, "Load balanced Birkhoff-von Neumann switches," in Proc. IEEE Workshop High Perform. Switching Routing, May 2001, pp. 276-280.
25. R. Schoenen, G. Post, and G. Sander. Weighted arbitration algorithms with priorities for input-queued switches with 100% throughput. presented at Proc. Broadband Switching Symp.. [Online]. Available: http://www.schoenen-service.de/assets/papers/Schoenen99bssw.pdf
26. L. Mhamdi and M. Hamdi, "Output queued switch emulation by a one-cell-internally buffered crossbar switch," in Proc. IEEE Global Telecommun. Conf., vol. 7, Dec. 2003, pp. 3688-3693.
27. R. B. Magill, C. E. Rohrs, and R. L. Stevenson, "Output-queued switch emulation by fabrics with limited memory," IEEE J. Sel. Areas Commun., vol. 21, no. 4, pp. 606-615, May 2003.