Output-queued switch emulation by fabrics with limited memory

IEEE Journal on Selected Areas in Communications

Volumn 21, Issue 4, 2003, Pages 606-615

  Magill, Robert B ^a   Rohrs, Charles E ^b   Stevenson, Robert L ^a  

^a University of Notre Dame   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Communication system performance; Packet switching; Scheduling; Switchgear

Indexed keywords

ALGORITHMS; BUFFER STORAGE; CROSSBAR EQUIPMENT; PACKET SWITCHING; QUALITY OF SERVICE; SCHEDULING;

OUTPUT-QUEUED (OQ) SWITCHES;

SWITCHES;

EID: 0037609302     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSAC.2003.810532     Document Type: Article

References (23)

1. G. Kesidis and N. McKeown, "Output-buffer ATM packet switching for integrated-services communication networks," in Proc. IEEE ICC '97, Montreal, Canada, Aug. 1997.
2. H. Zhang, "Service disciplines for guaranteed performance service in packet-switching networks," in Proc. IEEE, vol. 83, Oct. 1995, pp. 1373-1396.
3. A. Parekh, "A generalized processor sharing approach to flow control in integrated services networks," Ph.D. dissertation, Massachusetts Inst. Technol., Dept. Elect. Eng. Comput. Sci., Cambridge, MA, Feb. 1992.
4. J. C. R. Bennett and H. Zhang, "WF2Q: worst case fair weighted fair queueing," in Proc. IEEE INFOCOM 1996, Mar. 1996, pp. 120-128.
5. D. E. Wrege and J. Leibeherr, "A near-optimal packet scheduler for QoS networks," in Proc. IEEE INFOCOM 1997, Apr. 1997, pp. 576-583.
6. N. McKeown, "Scheduling algorithms for input-queued cell switches," Ph.D. dissertation, Univ. California, Dept. Elect. Eng. Comput. Sci., Berkeley, CA, May 1995.
7. S.-T. Chuang, A. Goel, N. McKeown, and B. Prabhakar, "Matching output queueing with a combined input output queued switch," IEEE J. Select. Areas Commun., vol. 17, pp. 1030-1039, June 1999.
8. I. Stoica and H. Zhang, "Exact emulation of an output queueing switch by a combined input output queueing switch," in Proc. 6th IEEE/IFIP IWQoS 1998, Napa, CA, 1998, pp. 218-224.
9. D. Gale and L. S. Shapley, "College admissions and the stability of marriage," Amer. Math. Monthly, vol. 69, pp. 9-15, 1962.
10. Y. Shobatake, M. Motoyama, E. Shobatake, T. Kamitake, S. Shimizu, M. Noda, and K. Sakaue, "A one-chip scalable 8 * 8 ATM switch LSI employing shared buffer architecture," IEEE J. Select. Areas Commun., vol. 9, pp. 1248-1254, Oct. 1991.
11. C. Minkenberg and T. Engbersen, "A combined input and output queued packet-switched system based on PRIZMA switch-on-a-chip technology," IEEE Commun. Mag., pp. 70-77, Dec. 2000.
12. J. Garcia-Haro and A. Jajszczyk, "ATM shared-memory switching architectures," IEEE Network, pp. 18-26, July/Aug. 1994.
13. D. Stephens and H. Zhang, "Implementing distributed packet fair queueing in a scalable switch architecture," in Proc. IEEE INFOCOM 1998, Apr. 1998, pp. 282-290.
14. R. Rojas-Cessa, E. Oki, Z. Jing, and H. J. Chao, "CIXB-1: combined input-one-cell crosspoint buffered switch," in Proc. 2001 IEEE Workshop on High Performance Switching and Routing, May 2001, pp. 324-329.
15. T. Javidi, R. Magill, and T. Hrabik, "A high-throughput scheduling algorithm for a buffered crossbar switch fabric," in Proc. IEEE ICC 2001, June 2001, pp. 1581-1587.
16. M. Nabeshima, "Performance evaluation of a combined input- and crosspoint-queued switch," IEICE Trans. Commun., vol. E83-B, no. 3, pp. 737-741, Mar. 2000.
17. R. Rojas-Cessa, E. Oki, and H. J. Chao, "CIXOB-k: combined input-crosspoint-output buffered packet switch," in Proc. IEEE GLOBECOM 2001, Dec. 2001, pp. 2654-2660.
18. H. T. Kung and R. Morris, "Credit-based flow control for ATM networks," IEEE Network Mag., vol. 9, pp. 40-48, Mar./Apr. 1995.
19. P. Krishna, N. Patel, A. Charny, and R. Simcoe, "On the speedup required for work-conserving crossbar switches," IEEE J. Select. Areas Commun., vol. 17, pp. 1057-1066, June 1999.
20. A. Charny, P. Krishna, N. Patel, and R. Simcoe, "Algorithms for providing bandwidth and delay guarantees in input-buffered crossbar switches with speedup," in Proc. IWQoS, Napa Valley, CA, May 1998.
21. A. Charny, "Providing QoS Guarantees in input buffered crossbar switches with speedup," Ph.D. dissertation, Massachusetts Inst. Technol., Dept. Elect. Eng. Comput. Sci., Cambridge, MA, Aug. 1998.
22. I. Elhanany and D. Sadot, "A contention-free Tbit/s packet-switching architecture for ATM over WDM networks," IEICE Trans. Commun., vol. E83-B, no. 2, pp. 225-230, Feb. 2000.
23. H. J. Chao and L.-S. Chen, "Delay-bound guarantee in combined input-output buffered switches," in Proc. IEEE GLOBECOM 2000, Nov. 2000, pp. 515-524.