Distributed scheduling architecture for scalable packet switches

IEEE Journal on Selected Areas in Communications

Volumn 18, Issue 12, 2000, Pages 2665-2683

  Chiussi, Fabio M ^a   Francini, Andrea ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS TRANSFER MODE; BANDWIDTH; COMPUTER SIMULATION; INTERNET; NETWORK PROTOCOLS; PACKET SWITCHING; QUALITY OF SERVICE; SCHEDULING; TELECOMMUNICATION TRAFFIC;

DISTRIBUTED MULTILAYERED SCHEDULER; PACKET SCHEDULING;

ROUTERS;

EID: 0034462558     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.898749     Document Type: Article

References (33)

1. D. Stiliadis and A. Varma, "Latency-rate servers: A general model for analysis of traffic scheduling algorithms," in Proc. IEEE INFOCOM'96, Mar. 1996, pp. 111-119.
2. _, "Design and analysis of frame-based fair queueing: A new traffic scheduling algorithm for packet-switched networks," in Proc. ACM SIGMETRICS'96, May 1996, pp. 104-115.
3. _, "A general methodology for designing efficient traffic scheduling and shaping algorithms," in Proc. IEEE INFOCOM'97, Apr. 1997.
4. J. C. R. Bennett and H. Zhang, "Hierarchical packet fair queueing algorithms," in Proc. ACM SIGCOMM'96, Aug. 1996, pp. 143-156.
5. P. Goyal and H. M. Vin, "Fair airport scheduling algorithms," in Proc. NOSSDAV'97, May 1997, pp. 273-282.
6. J. L. Rexford, A. G. Greenberg, and F. G. Bonomi, "Hardware-efficient fair queueing architectures for high-speed networks," in Proc. IEEE INFOCOM'96, Mar. 1996, pp. 638-646.
7. J. C. R. Bennett, D. C. Stephens, and H. Zhang, "High speed, scalable, and accurate implementation of fair queueing algorithms in ATM networks," in Proc. IEEE ICNP'97, Oct. 1997, pp. 7-14.
8. F. M. Chiussi, A. Francini, and J. G. Kneuer, "Implementing fair queueing in ATM switches - Part 2: The logarithmic calendar queue," in Proc. IEEE GLOBECOM'97, Nov. 1997, pp. 519-525.
9. F. M. Chiussi and A. Francini, "A low-cost architecture for the implementation of worst-case-fair schedulers in ATM switches," in Proc. IEEE GLOBECOM'98, Nov. 1998.
10. D. C. Stephens, J. C. R. Bennett, and H. Zhang, "Implementing scheduling algorithms in high-speed networks," IEEE J. Select. Areas Commun., vol. 17, pp. 1145-1158, June 1999.
11. N. McKeown, M. Izzard, A. Mekkittikul, B. Ellersick, and M. Horowitz, "The tiny tera: A packet switch core," IEEE Micro, pp. 26-33, Jan./Feb. 1997.
12. F. M. Chiussi, J. G. Kneuer, and V. P. Kumar, "Low-cost scalable switching solutions for broadband networking: The ATLANTA architecture and chipset," IEEE Commun. Mag., vol. 35, pp. 44-53, Dec. 1997.
13. U. Briem, E. Wallmeier, C. Beck, and F. Matthiesen, "Traffic management for an ATM switch with per-VC queueing: Concept and implementation," IEEE Commun. Mag., vol. 36, pp. 88-93, Jan. 1998.
14. N. McKeown, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," in Proc. IEEE INFOCOM'96, Mar. 1996.
15. A. Hung, G. Kesidis, and N. McKeown, "ATM input-buffered switches with guaranteed-rate property," in Proc. IEEE ISCC'98, July 1998, pp. 331-335.
16. D. C. Stephens and H. Zhang, "Implementing distributed packet fair queueing in a scalable switch architecture," in Proc. IEEE INFOCOM'98, Mar. 1998.
17. D. C. Stephens. (1998, May) Implementing distributed packet fair queueing in a scalable switch architecture. Carnegie Mellon Univ., Pittsburgh, PA. [Online]. Available: http://www.andrew.cmu.edu/user/donpaul/research/index.html
18. S. T. Chuang, A. Goel, N. McKeown, and B. Prabhakar, "Matching output queueing with a combined input output queued switch," Computing Systems Tech. Rep. CSL-TR-98-758, Stanford Univ., CA, Mar. 1998.
19. A. Charny, P. Krishna, N. Patel, and R. Simcoe, "Algorithms for providing bandwidth and delay guarantees in input-buffered crossbars with speedup," in Proc. IEEE/IFIP IWQoS'98, May 1998.
20. I. Stoica and H. Zhang, "Exact emulation of an output queueing switch by a combined input output queueing switch," in Proc. IEEE/IFIP IWQoS'98, May 1998.
21. V. Jacobson, K. Nichols, and K. Poduri, "An expedited forwarding PHB," Request for Comments (RFC) 2598, IETF, June 1999.
22. J. Heinanen, F. Baker, W. Weiss, and J. Wroclawski, "Assured forwarding PHB group," Request for Comments (RFC) 2597, IETF, June 1999.
23. ATM Forum Traffic Management Specification, Version 4.0, Apr. 1996.
24. M. Katevenis, S. Sidiropoulos, and C. Courcoubetis, "Weighted round-robin cell multiplexing in a general-purpose ATM switch chip," IEEE J. Select. Areas Commun., vol. 9, pp. 1265-1279, Oct. 1991.
25. A. K. Parekh and R. G. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: The single-node case," IEEE/ACM Trans. Networking, pp. 344-357, June 1993.
26. _, "A generalized processor sharing approach to flow control in integrated services networks: The multiple-node case," IEEE/ACM Trans. Networking, pp. 137-150, Apr. 1994.
27. L. Zhang, "Virtual clock: A new traffic control algorithm for packet switching," ACM Trans. Computing Systems, pp. 101-124, May 1991.
28. D. Stiliadis and A. Varma, "Efficient fair queueing algorithms for ATM and packet networks," Tech. Rep. UCSC-CRL-95-59, Dec. 1995.
29. S. J. Golestani, "A self-clocked fair queueing scheme for broadband applications," in Proc. IEEE INFOCOM'94, Apr. 1994, pp. 636-646.
30. 2Q: Worst-case fair weighted fair queueing," in Proc. IEEE INFOCOM'96, Mar. 1996, pp. 120-128.
31. F. M. Chiussi, Y. Xia, and V. P. Kumar, "Backpressure in shared-memory-based ATM switches under multiplexed bursty sources," in Proc. IEEE INFOCOM'96, Mar. 1996, pp. 830-843.
32. Y. Tamir and G. Frazier, "High performance multiqueue buffers for VLSI communication switches," in Proc. 15th Annu. Symp. Computer Architectures, June 1988, pp. 343-354.
33. F. M. Chiussi, A. Francini, D. A. Khatimsky, and S. Krishnan, "Feedback control in a distributed scheduling architecture," in Proc. IEEE GLOBECOM 2000, High-Speed Networks Symp., San Francisco, CA, Nov. 2000.