A PIM-based multiprocessor system

Proceedings - 15th International Parallel and Distributed Processing Symposium, IPDPS 2001

Volumn , Issue , 2001, Pages

  Suh, J ^a   Li, C ^a   Crago, S P ^a   Parker, R ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC RANDOM ACCESS STORAGE; MULTIPROCESSING SYSTEMS;

DATA-INTENSIVE APPLICATION; DATA-INTENSIVE COMPUTATION; INTENSIVE COMPUTING; INTERCONNECT NETWORKS; MULTI PROCESSOR SYSTEMS; MULTICOMPUTERS; PIM TECHNOLOGY; PROCESSOR-IN-MEMORY;

PARALLEL PROCESSING SYSTEMS;

EID: 28444482008     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2001.924932     Document Type: Conference Paper

References (21)

1. C. Conti, D. H. Gibson, and S. H. Pitowsky, "Structural aspects of the System/360 Model 85, Part I: General Organization," IBM Systems Journal, Vol. 7, No. 1, pp. 2-14, 1968.
2. CSP Inc., "2000 Series Hardware Manual S2000-HARD-001-01," CSP Inc., 1999.
3. S. R. Dartt, "Exephere: A Prototype for a Parallel 'Processor-In-Memory' Architecture," Master Thesis, University of Notre Dame, 1988.
4. DARPA, Data Intensive Systems, http://www.darpa.mil/ito/research/dis/index.html, 2000.
5. R. Games, "Benchmarking," http://www.mitre.org/technology/hpc/Data/ct-table.html, 2000.
6. th Annual International Symposium on Computer Architecture, Toronto, May 1991.
7. M. Hall, P. Kogge, J. Koller, P. Diniz, J. Chame, J. Draper, J. LaCoss, J. Granacki, J. Brockman, A. Srivastava, W. Athas, V. Freeh, J. Shin, and J. Park, "Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture," Supercomputing '99, Portland, OR, November, 1999.
8. K. Hwang, Advanced Computer Architecture Parallelism Scalability Programmability, McGraw-Hill, 1993.
9. nd Edition, Morgan Kaufmann Publishers, Inc., 1996.
10. C. Kozyrakis, "A Media-Enhanced Vector Architecture for Embedded Memory Systems," Technical Report # UCB/CSD-99-1059, UC Berkeley, July 1999.
11. K. Mai, et al, "Smart Memories: A Modular Reconfigurable Architecuture," ISCA 2000, Vancouver, BC, Canada, June,June 2000.
12. Mitsubishi Microcomputers, M32000D4BFP-80 Data Book, http://www.mitsubishichips.com/data/datasheets/mcus/mcupdf/ds/e32r80.pdf.
13. Motorola, EC603e Embedded RISC Microprocessor Hardware Specifications, http://ebus.mot-sps.com/brdata/PDFDB/MICROPROCESSORS/32-BIT/POWERPC/M951447978093collateral. pdf.
14. D. A. Patterson, J. L. Hennessy, Computer organization and design: the hardware/software interface, Morgan Kaufmann, 1994.
15. V. K. Prasanna, "Algorithms for Data IntensiVe Applications on Intelligent and Smart MemORies (ADVISOR)," DARPA/ITO Data Intensive Systems Principle Investigator Meeting, May 2000.
16. S. A. Przybylski, Cache and Memory Hierarchy Design: A Performance-Directed Approach, Morgan Kaufmann Publishers, San Mateo, CA, 1990.
17. st Annual International Symposium on Microarchitecture, Dallas, Texas, November 1998.
18. A. J. Smith, "Cache Memories," Computing Surveys, Vol. 14, No. 3, pp. 473-530, 1982.
19. M. Snir, "Blue Gene System Overview," Fourth Annual High Performance Embedded Computing Workshop," Boston, MA, September 2000.
20. J. Suh, S. P. Crago, C. Li, S. Shank, R. Chau, W. Mazur, and R. Pancoast, "SLIIC QL Technical Report," USC/ISI Technical Report, In preparation.
21. Xilinx, http://www.xilinx.com/company/press/kits/pld/fctsheet.htm, 2000.