2.4 GHz wireless sensor network for smart electronic shirts

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5836, Issue , 2005, Pages 579-586

  Carmo, J P ^a   Mendes, P M ^b   Couto, C ^b   Correia, J H ^b  

^a INSTITUTO POLITÉCNICO DE BRAGANÇA   (Portugal)

^b UNIVERSITY OF MINHO   (Portugal)

Author keywords

RF transceivers; Smart textiles; Wireless sensors networks

Indexed keywords

SMART TEXTILES; WIRELESS SENSOR NETWORKS;

BIOMEDICAL ENGINEERING; CARDIOLOGY; ELECTRIC POWER MEASUREMENT; RADIO; SIGNAL PROCESSING; TRANSCEIVERS;

SENSORS;

EID: 28444437402     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.608105     Document Type: Conference Paper

References (13)

1. D. Marculescu et al., Electronic Textiles: A Platform for Pervasive Computing, Proceedings of the IEEE, Vol. 91, No 12, pp. 1995-2018, December 2003.
2. IEEE Spectrum magazine, Ready to ware, pp.29-32, October 2003.
3. B.A. Floyd, Hung Chih-Ming; K.K O, "Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters", IEEE Journal of Solid-State Circuits, Vol. 37, No 5, pp. 543-552, May 2002.
4. C. C. Enz, A. El-Hoiydi, J. Decotignie, V. Peiris, "WiseNET: An ultralow-power wireless sensor network solution", IEEE Computer, Vol. 37, Nr. 8, pp. 62-70, August 2004.
5. S. Cho, A. P. Chadrakasan, "A 6.5-GHz energy-efficient BFSK modulator for wireless sensor applications", IEEE Journal of Solid-State Circuits, Vol. 39, No 5, pp. 731-738, May 2004.
6. M. Ugajin, A. Yamagishi, J. Kodate, M. Harada, T. Tsukahara, "A 1-V CMOS SOI Bluetooth RF Transceiver Using LC-Tuned and Transistor-Current-Source Folded Circuits", IEEE Journal of Solid-State Circuits, Vol. 39, No 4, pp. 569-576, April 2004.
7. D. Shaeffer, T. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier", IEEE Journal of Solid-State Circuits, Vol. 32, No 5, pp. 745-759, May 1997.
8. E. Kunz, S. Parke, "2.4 GHz high gain low power narrowband low-noise amplifier (LNA) in 0.18 um TSMC CMOS", in Workshop on Microelectronics and Electron Devices, 2004, pp. 52-54.
9. B. Razavi, K. Lee, R. Yan, "Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS", IEEE Journal of Solid-State Circuits, Vol. 30, No 2, pp. 101-108, February 1995.
10. J. Yuan, C Svensson, "High speed CMOS circuit technique", IEEE Journal of Solid-State Circuits, Vol. 24, No 2, pp. 62-70. February 1989.
11. S. Pellerano, S. Levantine, C. Samori, A. Lacaita, "A 13.5 mW 5-GHz frequency synthesizer with dynamic-logic frequency divider", IEEE Journal of Solid-State Circuits, Vol. 39, No 2, pp. 378-383, February 2004.
12. Q. Huang, R. Rogenmoser, "Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase-clock", IEEE Journal of Solid-State Circuits, Vol. 31, No 3, pp. 456-465, March 1996.
13. F. Gardner, "Charge Pump PLL", IEEE Transactions on Communications, Vol. 28, No 11, pp. 1849-1859, November 1980.