Modeling the undoped-body symmetric dual-gate MOSFET

Proceedings of the IEEE International Caracas Conference on Devices, Circuits and Systems, ICCDCS

Volumn , Issue , 2004, Pages 19-25

  Malobabic, Slavica ^b   Ortiz Conde, Adelmo ^a   Garcia Sánchez, Francisco J ^a,b  

^a IEEE

^b UNIVERSIDAD SIMÓN BOLÍVAR   (Venezuela)

Author keywords

Intrinsic channel; MOS compact modeling; Symmetric DG MOSFET; Undoped body MOS

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CHARGE; ELECTRIC CURRENTS; FUNCTIONS; ITERATIVE METHODS; MATHEMATICAL MODELS;

INTRINSIC CHANNEL; MOS COMPACT MODELING; SYMMETRIC DG MOSFET; UNDOPED BODY MOS;

MOSFET DEVICES;

EID: 28444436899     PISSN: 15416275     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Q. Chen, K.A. Bowman, E.M. Harrell, J.D. Meindl, "Double jeopardy in the nanoscale court," IEEE Circuits and Devices Magazine, vol. 19, pp. 28-34, 2003.
2. J.P. Colinge, "Multiple-gate SOI MOSFETs," Solid-State Electron., vol. 48, pp. 897-905, 2004.
3. R. van Langevelde, A.J. Scholten, D.B.M. Klaassen, "Recent enhancements of MOS Model 11," Workshop on Compact Modeling, NSTI-Nanotech 2004. Boston, Massachusetts, U.S.A., vol. 2, pp. 60-65, March 7-11, 2004.
4. Y. Taur, "An nnalytical solution to a double-gate MOSFET with undoped body," IEEE Electron Device Lett.,vol. 21, pp. 245-247, 2000.
5. Y. Taur, "Analytic solutions of charge and capacitance in symmetric and asymmetric Double-Gate MOSFETs," IEEE Trans. Electron Devices, vol. 48, pp. 2861-2869, 2001.
6. X. Shi, M. Wong, "Analytical solutions to the one-dimensional Oxide-Silicon-Oxide System," IEEE Trans. Electron Devices, vol. 50, pp. 1793-1800, 2003.
7. Y. Taur Y, X. Liang, W. Wang, H. Lu, "A Continuous, analytic draincurrent model for DG MOSFETs," IEEE Electron Device Lett., vol. 25, pp. 107-109, 2004.
8. A. Ortiz-Conde, F.J. García Sánchez, M. Guzmán, "Exact analytical solution of channel surface potential as an explicit function of gate voltage in undoped-body MOSFETs using the Lambert W function and a threshold voltage definition therefrom," Solid-State Electron., vol. 47, pp. 2667-2674, 2003.
9. R.M. Corless, G.H. Gonnet, D.E.G. Hare, D.J. Jeffrey, D.E. Knuth, "On Lambert's W function.," Advances Computational Math., vol. 5, pp. 329-359, 1996.
10. A. Ortiz-Conde, F.J. Garcia Sánchez, J. Muci, "Exact analytical solutions of the forward non-ideal diode equation with series and shunt parasitic resistances," Solid-State Electron., vol. 44, pp. 1861-1864, 2000.
11. T.C. Banwell, "Bipolar transistor circuit analysis using the Lambert W-function," IEEE Trans. Circuits and Syst. I, vol. 47, pp. 1621-1633, 2000.
12. J. He J, X. Xi, C.H. Lin, M. Chan, A. Niknejad, C. Hu, "A non-Charge-Sheet Analytic Theory for Undoped Symmetric Double-Gate MOSFET from the Exact Solution of Poisson's Equation using SSP Approach," NSTI-Nanotech 2004, Boston, Massachusetts, vol. 2, pp. 124-127, March 7-11, 2004.
13. A. Ortiz-Conde, F.J. Garcia Sánchez, P.E. Schmidt, A. Sa-Neto, "The non-equilibrium inversion layer charge of the thin-film SOI MOSFET," IEEE Trans. Electron Devices, vol. 36, pp. 1651-1656, 1989.
14. J.J. Liou, A. Ortiz-Conde, F.J. García Sánchez, Design and Analysis of MOSFETs: Modeling, simulation and parameter extraction, Boston, MA: Kluwer Academic Publishers, 1998.
15. A. Ortiz-Conde, F.J. García Sánchez, P.E. Schmidt, A. Sa-Neto, "On the charge-sheet model of the thin-film MOSFET," ISA Proc. Twentieth Annual Modeling and Simulation Conference, Pittsburgh, PA, U.S.A., vol. 20, pp. 1341-1345, 1989.
16. A. Ortiz-Conde, R. Herrera, P.E. Schmidt, F.J. García Sánchez, J. Andrian, "Long-channel silicon-on-insulator MOSFET theory," Solid-Stale Electron., vol. 35, pp. 1291-1298, 1992.
17. A. Chatterjee, C.F. Machala, P. Yang, "A submicron DC MOSFET model for simulation of analog circuits," IEEE Trans. CAD of Integrated Circuits and Syst., vol. 14, pp. 1193-1207, 1995.