A CMOS image sensor with programmable pixel-level analog processing

IEEE Transactions on Neural Networks

Volumn 16, Issue 6, 2005, Pages 1673-1684

  Massari, Nicola ^a   Gottardi, Massimo ^a   Gonzo, Lorenzo ^a   Stoppa, David ^a   Simoni, Andrea ^a  

^a ITC IRST   (Italy)

Author keywords

Active pixel sensors; Analog processing circuits; CMOS vision sensors; Parallel image processing; Switched capacitor circuits

Indexed keywords

AMPLIFICATION; AMPLIFIERS (ELECTRONIC); CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; EDGE DETECTION; IMAGE PROCESSING; IMAGE QUALITY;

ACTIVE PIXEL SENSORS; ANALOG PROCESSING CIRCUITS; CMOS IMAGE SENSOR; CMOS VISION SENSORS; PARALLEL IMAGE PROCESSING; SWITCHED CAPACITOR CIRCUITS;

IMAGE SENSORS;

ALGORITHM; ANALOG DIGITAL CONVERTER; ARTICLE; ARTIFICIAL INTELLIGENCE; COMPUTER ASSISTED DIAGNOSIS; EQUIPMENT; EQUIPMENT DESIGN; IMAGE ENHANCEMENT; INSTRUMENTATION; METHODOLOGY; SEMICONDUCTOR; SIGNAL PROCESSING; TRANSDUCER; VIDEORECORDING;

ALGORITHMS; ANALOG-DIGITAL CONVERSION; ARTIFICIAL INTELLIGENCE; EQUIPMENT DESIGN; EQUIPMENT FAILURE ANALYSIS; IMAGE ENHANCEMENT; IMAGE INTERPRETATION, COMPUTER-ASSISTED; SIGNAL PROCESSING, COMPUTER-ASSISTED; TRANSDUCERS; TRANSISTORS; VIDEO RECORDING;

EID: 28344446011     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2005.854369     Document Type: Article

References (34)

1. X. Arreguit, F. A. van Schaik, F. V. Bauduin, M. Bidiville, and E. Raeber, "A CMOS motion detector system for pointing devices," IEEE J. Solid-State Ciruits, vol. 31, pp. 1916-1921, Dec. 1996.
2. Y. Ni, F. Devos, M. Boujrad, and J. H. Guan, "Histogram-equalization-based adaptive image sensor for real-time vision," IEEE J. Solid-State Circuits, vol. 32, pp. 1027-1036, Jul. 1997.
3. H. Miura, H. Ishiwata, Y. Iida, and Y. Matsunaga, "A 100 frames/s CMOS active pixel sensor for 3D-gesture recognition system," in ISSCC Dig. Tech. Papers, 1999, pp. 142-143.
4. S.-Y. Ma and L.-G. Chen, "A single-chip CMOS APS camera with direct frame difference output," IEEE J. Solid-State Circuits, vol. 34, pp. 1415-1418, Oct. 1999.
5. S. Yoshimura et al., "A 48 kframe/s CMOS image sensor for real-time 3-D sensing and motion detection," in ISSCC Dig. Tech. Papers, 2001, pp. 94-96.
6. M. Barbaro, P.-Y. Burgi, A. Mortara, P. Nussbaum, and F. Heitger, "A 100 × 100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding," IEEE J. Solid-State Circuits, vol. 37, pp. 160-172, Feb. 2002.
7. P.-F. Ruedi, "A 128 × 128 pixel 120 dB dynamic-range vision sensor chip for image contrast and orientation extraction," IEEE J. Solid-State Circuits, vol. 38, pp. 2325-2333, Dec. 2003.
8. G. Liñán-Cembrano, S. Espejo, R. Dominiguez-Castro, and A. Rodriguez-Vasquez, "A processing element architecture for high-density focal plane analog programmable array processor," in Proc. IEEE Int. Symp. Circuits Systems (ISCAS) 2002, pp. 341-344.
9. G. Liñán-Cembrano, A. Rodriguez-Vasquez, R. Dominiguez-Castro, and S. Espejo, "A 1000FPS28 × 128 vision processor with 8-bit digitized I/O," in Proc. ESSCIRC 2003, pp. 61-64.
10. P. Dudek and P. J. Hicks, "A general purpose vision chip with a processor-per-pixel SIMD array," in Proc. ESSCIRC 2001, pp. 228-231.
11. Y. Ni and J. Guan, "A 256 × 256 pixel smart CMOS image sensor for line-based stereo vision applications," IEEE J. Solid-State Circuits, vol. 35, pp. 1055-1061, Jul. 2000.
12. T. Hamamoto and K. Aizawa, "A computational image sensor with adaptive pixel-based integration time," IEEE J. Solid-State Circuits, vol. 36, pp. 580-585, Apr. 2001.
13. S. Mizuno, K. Fujita, H. Yamamoto, N. Mukozaka, and H. Toyoda, "A 256 × 256 compact CMOS image sensor with on-chip motion detection function," IEEE J. Solid-State Circuits, vol. 38, pp. 1072-1075, Jun. 2003.
14. Y. Muramatsu, S. Kurosawa, M. Furumiya, H. Ohkubo, and Y. Nakashiba, "A signal-processing CMOS image sensor using a simple analog operation," IEEE J. Solid-State Circuits, vol. 38, pp. 101-106, Jan. 2003.
15. C. S. Hong and R. Hornsey, "On-chip binary image processing with CMOS image sensors," Proc. SPIE, vol. 4669, pp. 125-136, 2002.
16. R. E. Cummings, Z. K. Kalayjian, and D. Cai, "A programmable focal-plane MIMD image processor chip," IEEE J. Solid-State Circuits, vol. 36, pp. 64-73, Jan. 2001.
17. V. Gruev and R. E. Cummings, "Implementation of steerable spatiotemporal image filters on the focal plane," IEEE Trans. Circuits Syst. II, vol. 49, pp. 233-244, Apr. 2002.
18. A. Graupner, J. Schreiter, S. Getzlaff, and R. Schueffny, "CMOS image sensor with mixed-signal processor array," IEEE J. Solid-State Circuits, vol. 38, pp. 948-957, Jun. 2003.
19. E. Funatsu, Y. Nitta, Y. Miyake, T. Toyoda, J. Ohta, and K. Kyuma, "An artificial retina chip with current-mode focal plane image processing functions," IEEE Trans. Electron. Devices, vol. 44, pp. 1777-1781, Oct. 1997.
20. T. Roska, A. Zarandy, S. Zold, P. Foldesy, and P. Szolgay, "The computational infrastructure of analogic CNN computing - part 1: the CNN-UM chip prototyping system," IEEE Trans. Circuits Syst. I, vol. 46, pp. 261-268, Jan. 1999.
21. R. C. Galan, F. jimenez-Garrido, R. Dominguez-Castro, S. Espejo, T. Roska, C. Rekeczky, I. Petras, and A. Rodriguez-Vazquez, "A bio-inspired two-layer mixed-signal flexible programmable chip for early vision," IEEE Trans. Neural Networks, vol. 14, pp. 1313-1336, Sep. 2003.
22. S. Kameda and T. Yagi, "An analog VLSI chip emulating sustained and transient response channels of the vertebrate retina," IEEE Trans. Neural Networks, vol. 14, pp. 1405-1412, Sep. 2003.
23. A. Stocker, "Analog VLSI focal-plane array with dynamic connections for the estimation of piecewise-smooth optical flow," IEEE Trans. Circuits Syst. I, vol. 51, pp. 963-973, May 2004.
24. A. Stocker and R. Douglas, "Analog integrated 2-D optical flow sensor with programmable pixels," in Proc. IEEE Int. Symp. Circuits Systems, vol. 3. 2004, pp. III-9-III-12.
25. D. Stoppa, A. Simoni, D. Gonzo, M. Gottardi, and G. F. Dalla Betta, "A 138 dB dynamic range CMOS with new pixel architecture," IEEE J. Solid-State Circuits, vol. 37, pp. 40-141, Feb. 2002.
26. J. N. Babanezhad and R. Gregorian, "A progammable gain/loss circuit," IEEE J. Solid-State Circuits, vol. SC-22, pp. 1082-1090, Dec. 1987.
27. A. Dickinson, B. Ackland, E.-S. Eid, D. Inglis, and E. R. Fossum, "256 × 256 CMOS active pixel image sensor with motion detection," in ISSCC Dig. Tech. Papers, 1996, pp. 178-179.
28. V. Gruev and R. Etienne-Cummings, "A pipelined temporal difference imager," IEEE J. Solid-State Circuits, vol. 39, pp. 538-543, Mar. 2004.
29. S. G. Chamberlain and J. P. Y. Lee, "A novel wide dynamic range silicon photodetector and linear imaging array," IEEE J. Solid-State Circuits, vol. SC-19, pp. 41-48, Feb. 1984.
30. S. Decker, R. D. McGrath, K. Brehmer, and C. G. Sodini, "A 256 × 256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output," IEEE J. Solid-State Circuits, vol. 33, pp. 2081-2091, Dec. 1998.
31. S. Kavadias, B. Dierickx, D. Scheffer, A. Alaerts, D. Uwaerts, and J. Bogaerts, "A logarithmic response CMOS image sensor with on-chip calibration," IEEE J. Solid-State Circuits, vol. 35, pp. 1146-1152, Aug. 2002.
32. D. X. D. Yang, A. El Gamal, B. Fowler, and H. Tian, "A 640 × 512 CMOS image sensor with ultrawide dynamic range floating-point pixel-level ADC," IEEE J. Solid-State Circuits, vol. 34, pp. 1821-1834, Dec. 1999.
33. O. Yadid-Pecht and E. R. Fossum, "Wide intrascene dynamic range CMOS APS using dual sampling," IEEE Trans. Electron. Devices, vol. 44, pp. 1721-1723, Oct. 1997.
34. T. Lule, B. Scheider, and M. Boehm, "Design and fabrication of a high-dynamic-range image sensor in TFA technology," IEEE J. Solid-State Circuits, vol. 34, pp. 704-711, May 1999.