Interactive cosimulation with partial evaluation

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 1, Issue , 2004, Pages 642-647

  Schaumont, Patrick ^a   Verbauwhede, Ingrid ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EVENT-DRIVEN SYSTEMS; INSTRUCTION-SET SIMULATION (ISS); INTERACTIVE CODESIGNS; SYSTEM-ON-CHIP (SOC); ABSTRACTION LEVEL; AES ENCRYPTION; CO-DESIGN ENVIRONMENTS; CO-PROCESSORS; DESIGN INFORMATION; INSTRUCTION-SET SIMULATOR; PARTIAL EVALUATION; VITERBI DECODER;

ALGORITHMS; COMPUTER HARDWARE; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SIMULATION; COMPUTER SOFTWARE; CRYPTOGRAPHY; DECODING; INTERNET; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; OPTIMIZATION; SIMULATORS; EXHIBITIONS;

SOFTWARE ENGINEERING; DESIGN;

EID: 3042611769     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1268917     Document Type: Conference Paper

References (13)

1. N. Jones et al, Partial Evaluation and Automatic Program Generation, Prentice Hall International, June 1993.
2. V. Zivojnovic et al., Compiled HW/SW Cosimulation, Proc. 33th DAC, Las Vegas, 1996.
3. W. Qin et al., Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, Proc. DATE 03, March 2003, Munchen.
4. L. Benini et al., SystemC Cosimulation and Emulation of Multiprocessor SoC Designs, IEEE Computer, April 2003, pp. 53-59.
5. L. Semeria et al., Methodology for Hardware/Software Coverification in C/C++, Proc. ASP-DAC 2000, Jan. 2000.
6. F. Vahid, The softening of hardware, IEEE Computer, April 2003.
7. C. De Vane, Efficient Circuit Partitioning to Extend Cycle Simulation beyond Synchronous Circuits, Proc. ICCAD 97, San Francisco, 1997.
8. W. Au, Automatic Generation of Compiled Simulations through Program Specialization, Proc. 28th DAC, June 1991, San Francisco.
9. S. Smith, Demand Driven Simulation: BACKSIM, Proc. 24th DAC, Miami Beach, 1987.
10. http://www.ee.ucla.edu/~schaum/gezel/date04
11. R. Usselman, Open Cores AES Core, http://www.open-cores.org/projects/ aes_core/
12. V. Stojanovic et al., Baby Viterbi Decoder, http://mos.stanford.edu/ ee272/proj99/babyviterbi/index.html
13. Synopsys, Describing Synthesizable RTL in SystemC, v 1.2, November 2002.