Prototype IC with WDDL and differential routing - DPA resistance assessment

Lecture Notes in Computer Science

Volumn 3659, Issue , 2005, Pages 354-365

  Tiri, Kris ^a   Hwang, David ^a   Hodjat, Alireza ^a   Lai, Bo Cheng ^a   Yang, Shenglin ^a   Schaumont, Patrick ^a   Verbauwhede, Ingrid ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Countermeasure; Differential power analysis (DPA); Differential routing; Dual rail with precharge; Parasitic capacitance matching; Side channel attack (SCA); Wave dynamic differential logic (WDDL)

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; NUMBER THEORY; ROUTERS; SECURITY OF DATA;

COUNTERMEASURE; DIFFERENTIAL POWER ANALYSIS (DPA); DIFFERENTIAL ROUTING; DUAL RAIL WITH PRECHARGE; PARASITIC CAPACITANCE MATCHING; SIDE-CHANNEL ATTACK (SCA); WAVE DYNAMIC DIFFERENTIAL LOGIC (WDDL);

SOFTWARE PROTOTYPING;

EID: 27244438768     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11545262_26     Document Type: Conference Paper

References (13)

1. Agilent technologies, 54542C 4 Channel 2 GSa/s Color Digitizing Oscilloscope, http://www.home.agilent.com/USeng/nav/-536894779.536881118/pd. html.
2. J. Coron, P. Kocher, and D. Naccache, "Statistics and Secret Leakage", Financial Cryptography (FC 2000), Lecture Notes in Computer Science, vol. 1962, pp. 157-173, February 2000.
3. J. Fournier, S. Moore, H. Li, R. Mullins and G. Taylor, "Security Evaluation of Asynchronous Circuits," Cryptographic Hardware and Embedded Systems (CHES 2003), Lecture Notes in Computer Science, vol. 2779, pp. 137-151, September 2003.
4. Hodjat, D. Hwang, B. Lai, K. Tin, and I. Verbauwhede "A 3.84 Gbits/s AES Crypto Coprocessor with Modes of Operation in a 0.18-μm CMOS Technology", accepted at Great Lakes Symposium on VLSI (GLSVLSI 2005), April 2005.
5. D. Hwang, P. Schaumont, Y. Fan, A. Hodjat, B. Lai, K. Sakiyama, S. Yang, and I. Verbauwhede, "Design flow for HW/SW acceleration transparency in the ThumbPod secure embedded system", 40th Design Automation Conference (DAC 2003), pp. 60-65, June 2003.
6. D. Hwang, P. Schaumont, K. Tiri, and I. Verbauwhede, "Making embedded systems secure", accepted at IEEE Security & Privacy Magazine.
7. S. Mangard, T. Popp, and B. Gammel, "Side-Channel Leakage of Masked CMOS Gates", Cryptographers' Track - RSA Conference (CT-RSA 2005), pp. 351-365, February 2005.
8. S. Moore, R. Anderson, R. Mullins, and G. Taylor, "Balanced Self-Checking Asynchronous Logic for Smart Card Applications," Journal of Microprocessors and Microsystems, vol. 27, pp. 421-430, 2003.
9. N. Pramstaller, F. Gürkaynak, S. Häne, H. Kaeslin, N. Felber, and W. Fichtner, "Towards an AES Crypto-chip Resistant to Differential Power Analysis", 30th European Solid-State Circuits Conference (ESSCIRC 2004), pp. 307-310, September 2004.
10. Tektronix, CT1 current probe, http://www.tek.com/site/ps/60-12572/pdfs/ 60W_l 2572.pdf.
11. K. Tiri, and I. Verbauwhede, "A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs", accepted at Design, Automation and Test in Europe Conference (DATE 2005), March 2005.
12. K. Tiri, and I. Verbauwhede, "Place and Route for Secure Standard Cell Design", 6th International Conference on Smart Card Research and Advanced Applications (CARDIS 2004), pp. 143-158, August 2004.
13. K. Tiri, and I. Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation", Design, Automation and Test in Europe Conference (DATE 2004), pp. 246-251, February 2004.