|
Volumn 2005, Issue , 2005, Pages 58-63
|
A VLSI design flow for secure side-channel attack resistant ICs
|
Author keywords
[No Author keywords available]
|
Indexed keywords
DES ALGORITHM;
DESIGN FLOW;
SIDE-CHANNEL ATTACK (SCA);
VHDL;
ALGORITHMS;
ARCHITECTURAL DESIGN;
CMOS INTEGRATED CIRCUITS;
COMPUTER HARDWARE DESCRIPTION LANGUAGES;
DIGITAL LIBRARIES;
ITERATIVE METHODS;
SECURITY SYSTEMS;
VLSI CIRCUITS;
INTEGRATED CIRCUITS;
|
EID: 28444486136
PISSN: 15301591
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/DATE.2005.44 Document Type: Conference Paper |
Times cited : (84)
|
References (15)
|