메뉴 건너뛰기




Volumn 2005, Issue , 2005, Pages 58-63

A VLSI design flow for secure side-channel attack resistant ICs

Author keywords

[No Author keywords available]

Indexed keywords

DES ALGORITHM; DESIGN FLOW; SIDE-CHANNEL ATTACK (SCA); VHDL;

EID: 28444486136     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.44     Document Type: Conference Paper
Times cited : (84)

References (15)
  • 1
    • 84943632039 scopus 로고    scopus 로고
    • Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems
    • CRYPTO'96
    • Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems. CRYPTO'96, LNCS 1109, p. 104.
    • LNCS , vol.1109 , pp. 104
    • Kocher1
  • 2
    • 84939573910 scopus 로고    scopus 로고
    • Differential power analysis
    • CRYPTO'99
    • Kocher et al. Differential Power Analysis. CRYPTO'99, LNCS 1666, p. 388.
    • LNCS , vol.1666 , pp. 388
    • Kocher1
  • 3
    • 78650238574 scopus 로고    scopus 로고
    • ElectroMagnetic Analysis (EMA): Measures and counter-measures for smard cards
    • E-smart'01
    • Quisquater et al, ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smard Cards, E-smart'01, LNCS 2140, p. 200.
    • LNCS , vol.2140 , pp. 200
    • Quisquater1
  • 4
    • 84957079591 scopus 로고    scopus 로고
    • Towards sound approaches to counteract power-analysis attacks
    • CRYPTO'99
    • Chari et al, Towards Sound Approaches to Counteract Power-Analysis Attacks. CRYPTO'99, LNCS 1666, p. 398.
    • LNCS , vol.1666 , pp. 398
    • Chari1
  • 5
    • 35248825993 scopus 로고    scopus 로고
    • Securing encryption algorithms against DPA at the logic level: Next generation smart card technology
    • CHES'03
    • Tiri et al, Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. CHES'03, LNCS 2779, p. 125.
    • LNCS , vol.2779 , pp. 125
    • Tiri1
  • 6
    • 35248826454 scopus 로고    scopus 로고
    • Security evaluation of asynchronous circuits
    • CHES'03
    • Fournier et al, Security Evaluation of Asynchronous Circuits. CHES'03, LNCS 2779, p. 137.
    • LNCS , vol.2779 , pp. 137
    • Fournier1
  • 7
    • 3042651468 scopus 로고    scopus 로고
    • High security smartcards
    • Renaudin et al, High Security Smartcards, DATE'04, p. 228.
    • DATE'04 , pp. 228
    • Renaudin1
  • 8
    • 84893732023 scopus 로고    scopus 로고
    • Dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards
    • Tiri et al, Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards, ESSCIRC'02. p. 403.
    • ESSCIRC'02 , pp. 403
    • Tiri1
  • 9
    • 3042604811 scopus 로고    scopus 로고
    • Logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
    • Tiri et al, Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation, DATE'04, p. 246.
    • DATE'04 , pp. 246
    • Tiri1
  • 11
    • 84902478964 scopus 로고    scopus 로고
    • Place and route for secure standard cell design
    • Tiri et al, Place and Route for Secure Standard Cell Design. CARDIS'04, p. 143.
    • CARDIS'04 , pp. 143
    • Tiri1
  • 12
    • 84858949291 scopus 로고    scopus 로고
    • http://www.synopsys.com.
  • 13
    • 84858950316 scopus 로고    scopus 로고
    • http://www.cadence.com.
  • 14
    • 35248862449 scopus 로고    scopus 로고
    • Electromagnetic analysis: Concrete results
    • CHES'01
    • Gandolfi et al, Electromagnetic Analysis: Concrete Results. CHES'01, LNCS 2162, p. 251.
    • LNCS , vol.2162 , pp. 251
    • Gandolfi1
  • 15
    • 35248817849 scopus 로고    scopus 로고
    • The em Side-channel(s)
    • CHES'02
    • Agrawal et al, The EM Side-Channel(s), CHES'02, LNCS 2523, p. 29.
    • LNCS , vol.2523 , pp. 29
    • Agrawal1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.