Cross-talk suppression in SOI substrates

Solid-State Electronics

Volumn 49, Issue 9 SPEC. ISS., 2005, Pages 1461-1465

  Baine, P ^a   Jin, M ^a   Gamble, H S ^a   Armstrong, B M ^a   Linton, D ^a   Mohammed, F ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

Cross talk; Silicon on glass; SOI; SOS; System on a chip

Indexed keywords

FREQUENCIES; SIGNAL PROCESSING; SILICON ON INSULATOR TECHNOLOGY; SILICON WAFERS; SUBSTRATES;

SILICON ON GLASS; SOI; SOS; SYSTEM-ON-CHIP;

CROSSTALK;

EID: 25844506656     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2005.07.008     Document Type: Conference Paper

References (12)

1. M. Van Heijningen, J. Compiet, P. Wambecq, S. Donnay, M.G.E. Engels, and I. Bolsens Analysis and experimental verification of digital substrate noise generation for epitype substrates IEEE J Solid State Circ 35 7 2000 1002 1008
2. J.-P. Raskin, A. Viviano, D. Flandre, and J.-P. Colinge Substrate crosstalk reduction using SOI technology IEEE Trans Electron Dev 44 12 1997 2252 2261
3. A.C. Reyes, S.M. El-Ghazaly, S.J. Dorn, M. Dydyk, D.K. Schroeder, and H. Patterson Coplanar waveguides and microwave inductors on silicon substrates IEEE Trans Microwave Theory Tech 43 9 1995 2016 2021
4. G.E. Ponchak, A.N. Downey, and L.P. Kathei High frequency interconnects on silicon substrates IEEE Radio Freq Integr Circ Symp 1997 101 104
5. H.S. Gamble, B.M. Armstrong, S.J.N. Mitchell, Y. Wu, V.F. Fusco, and J.A.C. Stewart Low-loss CPW lines on surface stabilised high-resistivity silicon IEEE Microwave Guided Wave Lett 9 10 1999 395 397
6. 2 interface effects on microwave loss of high-resistivity CPW lines IEEE Microwave Guided Wave Lett 9 1 1999 10 12
7. B. Rong, J.N. Burghartz, L.K. Nanver, B. Rejaei, and M. van der Zwan Surface-passivated high-resistivity silicon substrates for RFICs IEEE Electron Dev Lett 25 4 2004 176 178
8. Lederer D, Raskin J-P. Substrate loss mechanisms for microstrip and CPW transmission lines on lossy silicon wafers. Microwave symposium digest, 2002 IEEE MTT-S International, vol. 2. p. 685-8.
9. J.A. Reynoso-Hernandez, R. Rangel-Rojo, M. Aceves, I. Zaldivar, L.E. Sanchez, and M. Herrera Influence of the SRO as passivation layer on the microwave attenuation losses of the CPWs fabricated on HR-Si IEEE Microwave Guided Wave Lett 13 12 2003 508 510
10. S. Stefanou, J. Hamel, P. Baine, M. Bain, B.M. Armstrong, and H. Gamble Ultralow silicon substrate noise cross-talk using metal Faraday cages in an SOI technology IEEE Trans Electron Dev 51 3 2004 486 491
11. Gamble HS. Variants on Bonded SOI for Advanced ICs. Electrochemical Society, Silicon-on-insulator technology and devices X, in: Proc 10th int symp Mar 2001; 2001-2003. p. 1-12.
12. Lederer D, Lobet R, Raskin J-P. Enhanced High resistivity SOI wafers for RF applications. in: Proc IEEE SOI conf Oct 2004. p. 46-7.