Look-ahead architecture adaptation to reduce processor power consumption

IEEE Micro

Volumn 25, Issue 4, 2005, Pages 10-19

  Zhu, Zhichun ^a   Zhang, Xiaodong ^b  

^a 1120 Science and Engineering Offices   (United States)

^b The College of William and Mary   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SYSTEMS; DIGITAL STORAGE; ELECTRIC POWER SUPPLIES TO APPARATUS; ENERGY UTILIZATION; PROGRAM PROCESSORS; RESOURCE ALLOCATION;

ARCHITECTURE ADAPTATION; LOW-POWER DESIGN; MAIN-MEMORY ACCESSES; PROCESSOR POWER CONSUMPTION;

COMPUTER ARCHITECTURE;

EID: 25844453459     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2005.70     Document Type: Article

References (14)

1. A. Buyuktosonoglu et al., "An Adaptive Issue Queue for Reduced Power at High Performance," Power-Aware Computer Systems, LNCS vol. 2008, Springer Verlag, 2001, pp. 25-39.
2. R.I. Bahar and S, Manne, "Power and Energy Reduction via Pipeline Balancing," Proc. 28th Ann. Int'l Symp. Computer Architecture (ISCA 01), IEEE Press, 2001, pp. 218-229.
3. D. Folegnani and A. Gonzàlez, "Energy-Effective Issue Logic," Proc. 28th Ann. Int'l Symp. Computer Architecture (ISCA 01), IEEE Press, 2001, pp. 230-239.
4. D, Ponomarev, G. Kucuk, and K. Ghose, "Reducing Power Requirements of Instruction Scheduling through Dynamic Allocation of Multiple Datapath Resources," Proc. 34th Ann. Int'l Symp. Microarchitecture (Micro 34), IEEE Press, 2001, pp. 90-101.
5. R. Sasanka, C.J. Hughes, and S.V. Adve, "Joint Local and Global Hardware Adaptations for Energy," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 10), ACM Press, 2002, pp. 144-155.
6. O. Unsal et al., "Cool-Fetch: Compiler-Enabled Power-Aware Fetch Throttling," IEEE Computer Architecture Letters, vol. 1, April, 2002, pp. 100-103.
7. M. Huang, J. Renau, and J. Torrellas, "Positional Adaptation of Processors: Application to Energy Reduction," Proc. 30th Ann. Int'l Symp. Computer Architecture (ISCA 03), IEEE Press, 2003, pp. 157-168.
8. R. Pyreddy and G. Tyson, "Evaluating Design Tradeoffs in Dual Speed Pipelines," Proc. Workshop Complexity-Effective Design, in conjunction with 28th Int'l Symp. Computer Architecture, 2001; http://www.ece.rochester.edu/~albonesi/wced01/papers/rpyreddy.ps.
9. J.S. Seng, E.S. Tune and D.M. Tullsen, "Reducing Power with Dynamic Critical Path Information," Proc. 34th Ann. Int'l Symp. Microarchitecture (Micro 34), IEEE Press, 2001, pp. 114-123.
10. H. Li et al., "VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power," Proc. 36th Int'l Symp. Microarchitecture (Micro 36), IEEE Press, 2003, pp. 19-28.
11. R. Desikan, D. Burger, and S.W. Keckler, "Measuring Experimental Error in Microprocessor Simulation," Proc. 28th Ann Int'l Symp. Computer Architecture (ISCA 01), IEEE Press, 2001, pp. 266-277.
12. P. Shivakumar and N. Jouppi, An Integrated Cache Timing, Power, and Area Model, tech. report, Compaq Western Research Lab, 2001.
13. M. K. Gowan, L.L. Biro, and D.B. Jackson, "Power Considerations in the Design of the Alpha 21264 Microprocessor," Proc. 1998 Design Automation Conf. (DAC 98), ACM Press, 1998, pp. 726-731.
14. D.M. Brooks et al., "Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors," IEEE Micro, vol. 20, no. 6, Nov./Dec. 2000, pp. 26-44.