|
Volumn 5754, Issue PART 3, 2005, Pages 1459-1468
|
Applications of CPL™ mask technology for sub-65nm gate imaging
a a a a a a b c c d |
Author keywords
Chromeless; Lithography; Phase; Resolution enhancement techniques; RET
|
Indexed keywords
COLORING;
GATES (TRANSISTOR);
IMAGING TECHNIQUES;
LIGHTING;
LITHOGRAPHY;
LOGIC DESIGN;
PHASE SHIFT;
CHROMELESS;
CRITICAL DIMENSION (CD);
PHASE;
RESOLUTION ENHANCEMENT TECHNIQUES (RET);
MASKS;
|
EID: 25144520431
PISSN: 0277786X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1117/12.600912 Document Type: Conference Paper |
Times cited : (6)
|
References (13)
|