Improving WCET by optimizing worst-case paths

Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS

Volumn , Issue , 2005, Pages 138-147

  Zhao, Wankang ^a   Kreahling, William ^a   Whalley, David ^a   Healy, Christopher ^b   Mueller, Frank ^c  

^a Florida State University   (United States)

^b FURMAN UNIVERSITY   (United States)

^c North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPILER OPTIMIZATIONS; COMPILER WRITERS; PATH OPTIMIZATIONS; WCET;

FEEDBACK; OPTIMIZATION; TECHNICAL WRITING;

PROGRAM COMPILERS;

EID: 24944465834     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. T. Ball and J. Larus, "Using Paths to Measure, Explain, and Enhance Program Behavior," Computer 33(7) pp. 57-65 (July 2000).
2. J. A. Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction," IEEE Transactions on Computers 30(7) pp. 478-490 (July 1981).
3. W. Hwu, S. Mahlke, W. Chen, P. Chang, N. Warter, R. Bringmann, R. Ouellette, R. Hank, T. Kiyohara, G. Haab, J. Holm, and D. Lavery, "The Superblock: An Effective Technique for VLIW and Superscalar Compilation," Journal of Supercomputing, pp. 229-248 (1993).
4. F. Mueller and D. B. Whalley, "Avoiding Unconditional Jumps by Code Replication," Proceedings of the SIGPLAN '92 Conference on Programming Language Design and Implementation, pp. 322-330 (June 1992).
5. F. Mueller and D. B. Whalley, "Avoiding Conditional Branches by Code Replication," Proceedings of the SIGPLAN '95 Conference on Programming Language Design and Implementation, pp. 56-66 (June 1995).
6. R. Gupta, D. Berson, and J. Fang, "Path Profile Guided Partial Dead Code Elimination Using Predication," Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, pp. 102-115 (1997).
7. E. Morel and C. Renvoise, "Global Optimizations by Suppression of Partial Redundancies," Communications of the ACM 22(2) pp. 96-103 (February 1979).
8. T. Marlowe and S. Masticola, "Safe Optimization for Hard Real-Time Programming," System Integration, pp. 438-446 (June 1992).
9. S. Hong and R. Gerber, "Compiling Real-Time Programs into Schedulable Code," Proceedings of the SIGPLAN '93 Conference on Programming Language Design and Implementation, pp. 166-176 (June 1993).
10. S. Lee, J. Lee, C. Park, and S. Min, "A Flexible Tradeoff between Code Size and WCET Using a Dual Instruction Set Processor," International Workshop on Software and Compilers for Embedded Systems, pp. 244-258 (September 2004).
11. W. Zhao, P. Kulkami, D. Whalley, C. Healy, F. Mueller, and G. Uh, "Tuning the WCET of Embedded Applications," Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, (May 2004).
12. W. Zhao, D. Whalley, C. Healy, and F. Mueller, "WCET Code Positioning," Proceedings of the IEEE Real-Time Systems Symposium, (December 2004).
13. M. E. Benitez and J. W. Davidson, "A Portable Global Optimizer and Linker," Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pp. 329-338 (June 1988).
14. R. Arnold, F. Mueller, D. Whalley, and M. Harmon, "Bounding Worst-Case Instruction Cache Performance," Proceedings of the Fifteenth IEEE Real-Time Systems Symposium, pp. 172-181 (December 1994).
15. C. Healy, R. Arnold, F. Mueller, D. Whalley, and M. Harmon, "Bounding Pipeline and Instruction Cache Performance," IEEE Transactions on Computers 48(1) pp. 53-70 (January 1999).
16. C. A. Healy, D. B. Whalley, and M. G. Harmon, "Integrating the Timing Analysis of Pipelining and Instruction Caching," Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, pp. 288-297 (December 1995).
17. R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon, "Timing Analysis for Data Caches and Set-Associative Caches," Proceedings of the IEEE RealTime Technology and Applications Symposium, pp. 192-202 (June 1997).
18. R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon, "Timing Analysis for Data Caches and Wrap-Around Fill Caches," Real-Time Systems, pp. 209-233 (November 1999).
19. C. A. Healy, M. Sjödin, V. Rustagi, and D. B. Whalley, "Bounding Loop Iterations for Timing Analysis," Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 12-21 (June 1998).
20. C. Healy, M. Sjödin, V Rustagi, D. Whalley, and R. van Engelen, "Supporting Timing Analysis by Automatic Bounding of Loop Iterations," Real-Time Systems, pp. 121-148 (May 2000).
21. C. A. Healy and D. B. Whalley, "Tighter Timing Predictions by Automatic Detection and Exploitation of Value-Dependent Constraints," Proceedings of the IEEE RealTime Technology and Applications Symposium, pp. 79-88 (June 1999).
22. C. Healy and D. Whalley, "Automatic Detection and Exploitation of Branch Constraints for Timing Analysis," IEEE Transactions on Software Engineering 28(8) pp. 763-781 (August 2002).
23. Y. S. Li, S. Malik, and A. Wolfe, "Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software," Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, pp. 298-307 (December 1995).
24. H. Theiling, C. Ferdinand, and R. Wilhelm, "Fast and Precise WCET Prediction by Separate Cache and Path Analyses," Real-Time Systems 18(May 2000).
25. J. Engblom and A. Ermedahl, "Modeling Complex Flows for Worst-Case Execution Time Analysis," Proceedings of the IEEE Real-Time Systems Symposium, (December 2000).
26. T. Lundqvist and P. Stenstrom, "Integrating Path and Timing Analysis using Instruction-Level Simulation Techniques," ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, pp. 1-15 (June 1998).
27. T. Lundqvist and P. Stenstrom, "An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution," Real-Time Systems 17pp. 183-207 (November 1999).
28. StarCore, Inc. and Atlanta, GA, SC110 DSP Core Reference Manual, 2001.
29. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, Third Edition, Morgan Kaufmann, San Francisco, CA (2002).
30. StarCore, Inc. and Atlanta, GA, SC100 Simulator Reference Manual, 2001.