Integrating path and timing analysis using instruction-level simulation techniques

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1474, Issue , 1998, Pages 1-15

  Lundqvist, Thomas ^a   Stenström, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL LINGUISTICS; DATA HANDLING; PROGRAM COMPILERS;

ARCHITECTURE SIMULATION; BENCHMARK PROGRAMS; HARDWARE PLATFORM; INSTRUCTION LEVEL SIMULATION; INSTRUCTION-LEVEL; MULTI-LEVEL MEMORY HIERARCHY; SIMULATION TECHNIQUE; WORST-CASE EXECUTION TIME;

EMBEDDED SYSTEMS;

EID: 84958986479     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0057776     Document Type: Conference Paper

References (17)

1. P. Altenbernd. On the false path problem in hard real-time programs. In Proceedings of the 8th Euromicro Workshop on Real-Time Systems, pages 102-107, June 1996.
2. A. Cagney. PSIM, POWERPC simulator, ftp://ftp.ci.com.au/pub/psim/index.html
3. A. Ermedahl and J. Gustafsson. Deriving annotations for tight calculation of execution time. In Proceedings of EUROPAR'97, pages 1298-1307, August 1997.
4. C. Healy, M. Sj6din, V. Rustagi, and D. Whalley. Bounding Loop Iterations for Timing Analysis. In Proceedings of the 4th IEEE Real-Time Technology and Applications Symposium, June 1998. To appear.
5. C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and instruction caching. In Proceedings of the 16th IEEE Real-Time Systems Symposium, pages 288-297, December 1995.
6. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach, 2ed. Morgan Kaufmann, 1996.
7. S.-K. Kim, S. L. Min, and R. Ha. Efficient worst case timing analysis of data caching. In Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium, pages 230-240, June 1996.
8. Y.-T. S. Li, S. Malik, and A. Wolfe. Efficient microarchitecture modeling and path analysis for real-time software. In Proceedings of the 16th IEEE Real-Time Systems Symposium, pages 298-307, December 1995.
9. Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In Proceedings of the 17th IEEE Real-Time Systems Symposium, pages 254-263, December 1996.
10. S.-S. Lira, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. An accurate worst case timing analysis technique for RISC processors. In Proceedings of the 15th IEEE Real-Time Systems Symposium, pages 97-108, December 1994.
11. Y. A. Liu and G. Gomez. Automatic Accurate Time-Bound Analysis for High- Level Languages. Dept. of Computer Science, Indiana University, Technical Report TR-508, April 1998.
12. P. Magnusson, F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, A. Moestedt, J. Nilsson, P. StenstrSm, and B. Werner. Simics/sun4m: A virtual workstation. In Proceedings of USENIX98, 1998. To appear.
13. G. Ottosson and M. SjSdin. Worst-case execution time analysis for modern hardware architectures. In Proceedings of ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, June 1997.
14. P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. The Journal of Real-Time Systems, pages 159-176, 1989.
15. F. Stappert and P. Altenbernd. Complete Worst-Case Execution Time Analysis of Straight-line Hard Real-Time Programs. C-LAB Report 27/97, Paderborn, Germany, December 1997.
16. R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon. Timing analysis for data caches and set-associative caches. In Proceedings of the 3nd IEEE Real-Time Technology and Applications Symposium, pages 192-202, June 1997.
17. E. Witchel and M. Rosenblum. Embra: Fast and flexible machine simulation. In Proceedings of ACM SIGMETRICS '96, pages 68-79, 1996.