Calculating the effective capacitance for the RC interconnect in VDSM technologies

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 43-48

  Abbaspour, S ^a   Pedram, M ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

CALCULATION SCHEME; EFFECTIVE CAPACITANCE; HIGH-ACCURACY; HIGH-EFFICIENCY; INTERCONNECT LINES; OUTPUT TRANSITION; PROPAGATION DELAYS; VERY DEEP SUB MICRONS;

CAPACITANCE;

EID: 84954440271     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1194991     Document Type: Conference Paper

References (13)

1. W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers," Journal of Applied Physics, 19, Jan. 1948, pp. 55-63.
2. J. K. Ousterhout, "A Switch-level Timing Verifier for Digital MOS VLSI," IEEE Trans. on Computer Aided Design of VLSI Circuits and Systems, vol. 4 (1985), pp. 336-349.
3. P. R. O'Brien and T. L. Savarino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation," Proc. of IEEE Int'l Conf. on Computer Aided Design, 1989, pp. 512-515.
4. S. P. McCormick, Modeling and Simulation of VLSI Interconnections with Moments, PhD Thesis, MIT, June 1989.
5. P. R. O'Brien and T. L. Savarino, "Efficient On-Chip Delay Estimation for Leaky Models of Multiple-Source Nets," Proc. of IEEE Custom Integrated Circuits Conf., 1990, pp. 9.6.1-9.6.4.
6. L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. on Computer Aided Design of VLSI Circuits and Systems, vol. 9 (1990), pp. 352-366.
7. th ACM/IEEE Design Automation Conf., June 1991, pp. 555-560.
8. C. Ratzlaff, S. Pullela, and L. Pillage, "Modeling the RC Interconnect effects in a Hierarchical Timing Analyzer," Proc. of IEEE Custom Integrated Circuits Conference, May 1992, pp. 15.6.1-15.6.4.
9. th ACM/IEEE Design Automation Conf., June 1993, pp. 691-696.
10. J. Qian, S. Pullela, and L. Pillage, "Modeling the "Effective Capacitance" for the RC Interconnect of CMOS gates," IEEE Trans. on Computer Aided Design of VLSI Circuits and Systems, vol. 13 (1994), pp. 1526-1535.
11. A. B. Kahng and S. Muddu,' "Accurate Analytical Delay Models for VLSI Interconnects," Proc. of IEEE International Symposium on Circuits and Systems, May 1996.
12. R. Macys, S. McCormick, "A New Algorithm for Computing the "Effective Capacitance" in Deep Submicron Circuits," Proc. of IEEE Custom Integrated Circuits Conference, June 1998, pp. 313-316.
13. A. B. Kahng and S. Muddu,' "Improved Effective Capacitance Computations for Use in Logic and Layout Optimization," Proc. of the 12th International Conference on VLSI Design, 1999, Pages: 578-582.