Analytic solution of the channel potential in undoped symmetric dual-gate MOSFETs

IEEE Transactions on Electron Devices

Volumn 52, Issue 7, 2005, Pages 1669-1672

  Ortiz Conde, Adelmo ^a   García Sánchez, Francisco J ^a   Malobabic, Slavica ^a  

^a UNIVERSIDAD SIMÓN BOLÍVAR   (Venezuela)

Author keywords

Intrinsic channel; MOS compact modeling; Symmetric DG MOSFET; Undoped body MOS

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ITERATIVE METHODS; MATHEMATICAL MODELS; SILICON ON INSULATOR TECHNOLOGY;

INTRINSIC CHANNEL; MOS COMPACT MODELING; SYMMETRIC DG MOSFET; UNDOPED BODY MOS;

MOSFET DEVICES;

EID: 23944437241     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2005.850629     Document Type: Article

References (19)

1. Q. Chen, K. A. Bowman, E. M. Harrell, and J. D. Meindl, "Double jeopardy in the nanoscale court," IEEE Circuits Devices Mag., vol. 19, no. 1, pp. 28-34, Jan. 2003.
2. J. P. Colinge, "Multiple-gate SOI MOSFETs," Solid State Electron., vol. 48, pp. 897-905, 2004.
3. R. van Langevelde, A. J. Scholten, and D. B. M. Klaassen, "Recent enhancements of MOS Model 11," in Workshop on Compact Modeling, NSTI-Nanotech 2004, vol. 2, Boston, MA, Mar. 7-11, 2004, pp. 60-65.
4. Y. Taur, "An analytical solution to a double-gate MOSFET with undoped body," IEEE Electron Device Lett., vol. 21, no. 4, pp. 245-247, Apr. 2000.
5. Y. Taur, "Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs," IEEE Trans. Electron Devices, vol. 48, no. 12, pp. 2861-2869, Dec. 2001.
6. X. Shi and M. Wong, "Analytical solutions to the one-dimensional oxide-silicon-oxide system," IEEE Trans. Electron Devices, vol. 50, no. 12, pp. 1793-1800, Dec., 2003.
7. Y. Taur, Y. X. Liang, W. Wang, and H. Lu, "A continuous, analytic drain-current model for DG MOSFETs," IEEE Electron Device Lett., vol. 25, no. 2, pp. 107-109, Feb. 2004.
8. A. Ortiz-Conde, F. J. G. Sánchez, and M. Guzmán, "Exact analytical solution of channel surface potential as an explicit function of gate voltage in undoped-body MOSFETs using the Lambert W function and a threshold voltage definition therefrom," Solid State Electron., vol. 47, pp. 2667-2674, 2003.
9. R. M. Corless, G. H. Gonnet, D. E. G. Hare, D. J. Jeffrey, and D. E. Knuth, "On Lamberts W function," Adv. Comput. Math., vol. 5, pp. 329-359, 1996.
10. A. Ortiz-Conde, F. J. G. Sánchez, and J. Muci, "Exact analytical solutions of the forward nonideal diode equation with series and shunt parasitic resistances," Solid State Electron., vol. 44, pp. 1861-1864, 2000.
11. T. C. Banwell, "Bipolar transistor circuit analysis using the Lambert W-function," IEEE Trans. Circuits Syst. I, vol. 47, no. 12, pp. 1621-1633, Dec. 2000.
12. J. He, J. X. Xi, C. H. Lin, M. Chan, A. Niknejad, and C. Hu, "A noncharge-sheet analytic theory for undoped symmetric double-gate MOSFET from the exact solution of Poisson's equation using SSP approach," in NSTI-Nanotech 2004, vol. 2, Boston, MA, Mar. 7-11, 2004, pp. 124-127.
13. S.-H. Kim and J. G. Fossum, "Nanoscale CMOS: Potential nonclassical technologies versus a hypothetical bulk-silicon technology," Solid State Electron., vol. 49, pp. 595-605, 2005.
14. UFDG MOSFET Model Users Guide (Ver. 2.4): SOI Group (2003, Oct.). [Online]. Available: http://www.soi.tec.ufl.edu
15. A. Ortiz-Conde, F. J. G. Sánchez, P. E. Schmidt, and A. Sa-Neto, "The nonequilibrium inversion layer charge of the thin-film SOI MOSFET," IEEE Trans. Electron Devices, vol. 36, no. 11, pp. 1651-1656, Nov. 1989.
16. J. J. Liou, A. Ortiz-Conde, and F. J. G. Sánchez, Design and Analysis of MOSFETs: Modeling, Simulation, and Parameter Extraction. Boston, MA: Kluwer, 1998.
17. A. Ortiz-Conde, F. J. G. Sánchez, P. E. Schmidt, and A. Sa-Neto, "On the charge-sheet model of the thin-film MOSFET," in Proc ISA Twentieth Annual Modeling and Simulation Conf., vol. 20, Pittsburgh, PA, 1989, pp. 1341-1345.
18. A. Ortiz-Conde, R. Herrera, P. E. Schmidt, F. J. G. Sánchez, and J. Andrian, "Long-channel silicon-on-insulator MOSFET theory," Solid State Electron., vol. 35, pp. 1291-1298, 1992.
19. A. Chatterjee, C. F. Machala, and P. Yang, "A submicron DC MOSFET model for simulation of analog circuits," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 14, pp. 1193-1207, 1995.