-
1
-
-
0034315780
-
"NROM: A novel localized trapping, 2-bit nonvolatile memory cell"
-
Jun.
-
B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," IEEE Electron Device Lett., no. 6, pp. 543-545, Jun. 2000.
-
(2000)
IEEE Electron Device Lett.
, Issue.6
, pp. 543-545
-
-
Eitan, B.1
Pavan, P.2
Bloom, I.3
Aloni, E.4
Frommer, A.5
Finzi, D.6
-
2
-
-
0036923750
-
"PHINES: A novel low power program/erase, small pitch 2 bit per cell flash memory"
-
C.C. Yeh, W. J. Tsai, M. I. Liu, T. C. Lu, S. K. Cho, C. J. Lin, T. Wang, S. Pang, and C. Y. Lu, "PHINES: A novel low power program/ erase, small pitch 2 bit per cell flash memory," in IEDM Tech. Dig., 2002, pp. 931-934.
-
(2002)
IEDM Tech. Dig.
, pp. 931-934
-
-
Yeh, C.C.1
Tsai, W.J.2
Liu, M.I.3
Lu, T.C.4
Cho, S.K.5
Lin, C.J.6
Wang, T.7
Pang, S.8
Lu, C.Y.9
-
3
-
-
0032595358
-
"Device characteristics of 0.35 um p-channel DINOR flash memory using band-to-band tunneling-induced hot electron (BBHE) programming"
-
Dec.
-
T. Ohnakado, H. Onoda, O. Sakamoto, K. Hayashi, N. Nishioka, H. Takada, K. Sugahara, N. Ajika, and S.-I. Satoh, "Device characteristics of 0.35 um p-channel DINOR flash memory using band-to-band tunneling-induced hot electron (BBHE) programming," IEEE Trans. Electron Devices, no. 12, pp. 1866-1871, Dec. 1999.
-
(1999)
IEEE Trans. Electron Devices
, Issue.12
, pp. 1866-1871
-
-
Ohnakado, T.1
Onoda, H.2
Sakamoto, O.3
Hayashi, K.4
Nishioka, N.5
Takada, H.6
Sugahara, K.7
Ajika, N.8
Satoh, S.-I.9
-
4
-
-
0034224349
-
"On the go with SONOS"
-
Jan.
-
M. White, "On the go with SONOS," IEEE Circuits Devices Mag., no. 1, pp. 22-31, Jan. 2000.
-
(2000)
IEEE Circuits Devices Mag.
, Issue.1
, pp. 22-31
-
-
White, M.1
-
5
-
-
10644273634
-
"A transient analysis method to characterize the trap vertical location in nitride trapping devices"
-
Nov.
-
H. T. Lue, Y. H. Shih, K. Y. Hsieh, R. Liu, and C. Y. Lu, "A transient analysis method to characterize the trap vertical location in nitride trapping devices," IEEE Electron Device Lett., no. 11, pp. 816-818, Nov. 2004.
-
(2004)
IEEE Electron Device Lett.
, Issue.11
, pp. 816-818
-
-
Lue, H.T.1
Shih, Y.H.2
Hsieh, K.Y.3
Liu, R.4
Lu, C.Y.5
-
6
-
-
23844527707
-
"Novel soft erase and re-fill methods for a P+-poly gate nitride-trapping nonvolatile memory device with excellent endurance and retention properties"
-
H. T. Lue, Y. H. Shih, K. Y. Hsieh, R. Liu, and C. Y. Lu, "Novel soft erase and re-fill methods for a P+-poly gate nitride-trapping nonvolatile memory device with excellent endurance and retention properties," in Proc. Int. Reliabil. Phys. Symp. (IRPS), 2005, pp. 168-174.
-
(2005)
Proc. Int. Reliabil. Phys. Symp. (IRPS)
, pp. 168-174
-
-
Lue, H.T.1
Shih, Y.H.2
Hsieh, K.Y.3
Liu, R.4
Lu, C.Y.5
-
7
-
-
21644433491
-
"A novel 2-bit/cell nitride storage flash memory with greater than 1M P/E-cycle endurance"
-
Y. H. Shih, H. T. Lue, K. Y. Hsieh, R. Liu, and C. Y. Lu, "A novel 2-bit/cell nitride storage flash memory with greater than 1M P/E-cycle endurance," in IEDM Tech. Dig., 2004, pp. 881-884.
-
(2004)
IEDM Tech. Dig.
, pp. 881-884
-
-
Shih, Y.H.1
Lue, H.T.2
Hsieh, K.Y.3
Liu, R.4
Lu, C.Y.5
-
8
-
-
1642317838
-
"Positive oxide charge-enhanced read disturb in a localized trapping storage flash memory cell"
-
Apr.
-
W. J. Tsai, C. C. Yeh, N. K. Zous, C. C. Lin, S. K. Cho, T. Wang, S. C. Pan, and C. Y. Lu, "Positive oxide charge-enhanced read disturb in a localized trapping storage flash memory cell," IEEE Trans. Electron Devices, no. 4, pp. 434-439, Apr. 2004.
-
(2004)
IEEE Trans. Electron Devices
, Issue.4
, pp. 434-439
-
-
Tsai, W.J.1
Yeh, C.C.2
Zous, N.K.3
Lin, C.C.4
Cho, S.K.5
Wang, T.6
Pan, S.C.7
Lu, C.Y.8
|