-
2
-
-
0034315780
-
NROM: A novel localized trapping, 2-bit non-volatile memory ell
-
B. Eitan, P. Pavan, H. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A novel localized trapping, 2-bit non-volatile memory ell", IEEE Electron Device Lett., vol. 21, pp. 543-545, 2000.
-
(2000)
IEEE Electron Device Lett.
, vol.21
, pp. 543-545
-
-
Eitan, B.1
Pavan, P.2
Bloom, H.3
Aloni, E.4
Frommer, A.5
Finzi, D.6
-
3
-
-
0036923750
-
PHINES: A novel low power program/erase, small pitch 2 bit per cell flash memory
-
C. C. Ych, W. J. Tsai, M. I. Liu, T. C. Lu, S. K. Cho, C. J. Lin, T. Wang, S. Pang and C. Y. Lu, "PHINES: A novel low power program/erase, small pitch 2 bit per cell flash memory", Tech. Digest 2002 International Electron Devices Meeting, pp. 931-934, 2002.
-
(2002)
Tech. Digest 2002 International Electron Devices Meeting
, pp. 931-934
-
-
Ych, C.C.1
Tsai, W.J.2
Liu, M.I.3
Lu, T.C.4
Cho, S.K.5
Lin, C.J.6
Wang, T.7
Pang, S.8
Lu, C.Y.9
-
5
-
-
0036575326
-
Effects of floating-gate interference on NAND flash cell operation
-
J. D. Lee, S. H. Hur, and J. D. Joi, "Effects of floating-gate interference on NAND flash cell operation", IEEE Electron Device Lett., vol. 23, pp. 264-266, 2002.
-
(2002)
IEEE Electron Device Lett.
, vol.23
, pp. 264-266
-
-
Lee, J.D.1
Hur, S.H.2
Joi, J.D.3
-
6
-
-
0035714879
-
Data retention of SONOS-type two-bit storage flash memory cell
-
W. J. Tsai, N. K. Zous, C. J. Liu, C. C. Liu, C. H. Chen, T. Wang, S. Pang and C. Y. Lu, "Data retention of SONOS-type two-bit storage flash memory cell", Tech. Digest of International Electron Devices Meeting (IEDM), pp. 719-722, 2001.
-
(2001)
Tech. Digest of International Electron Devices Meeting (IEDM)
, pp. 719-722
-
-
Tsai, W.J.1
Zous, N.K.2
Liu, C.J.3
Liu, C.C.4
Chen, C.H.5
Wang, T.6
Pang, S.7
Lu, C.Y.8
-
7
-
-
0842309822
-
Reliability models of data retention and read-disturb in 2-bit nitride storage flash memory cells
-
session 7-4
-
T. Wang, W. J. Tsai, S. H. Gu, C. T. Chang, C. C. Yeh, N. K. Zous, T. C. Lu. S. Pang and C. Y. Lu, "Reliability models of data retention and read-disturb in 2-bit nitride storage flash memory cells", Tech. Digest of International Electron Devices Meeting, session 7-4, 2003.
-
(2003)
Tech. Digest of International Electron Devices Meeting
-
-
Wang, T.1
Tsai, W.J.2
Gu, S.H.3
Chang, C.T.4
Yeh, C.C.5
Zous, N.K.6
Lu, T.C.7
Pang, S.8
Lu, C.Y.9
-
9
-
-
84886448125
-
Secondary electron flash- A high performance, low power flash technology for 0.35 μm and below
-
J. D. Bude, M. Mastrapasqua, M. R. Pinto, R. W. Gregor, P. J. Kelly, R. A. Kohler, C. W. Leung, Y. Ma, R. J. McPartland, P. K. Roy, R. Singh, "Secondary electron flash- a high performance, low power flash technology for 0.35 μm and below", Tech. Digest 1997 International Electron Devices Meeting (IEDM), pp. 279-282, 1997.
-
(1997)
Tech. Digest 1997 International Electron Devices Meeting (IEDM)
, pp. 279-282
-
-
Bude, J.D.1
Mastrapasqua, M.2
Pinto, M.R.3
Gregor, R.W.4
Kelly, P.J.5
Kohler, R.A.6
Leung, C.W.7
Ma, Y.8
McPartland, R.J.9
Roy, P.K.10
Singh, R.11
-
10
-
-
0034297544
-
Monte Carlo simulation of CHISEL flash memory cell
-
J. D. Bude, M. R. Pinto and R. K. Smith, "Monte Carlo simulation of CHISEL flash memory cell", IEEE Trans. Electron Devices, vol. 47, pp. 1873-1881, 2000.
-
(2000)
IEEE Trans. Electron Devices
, vol.47
, pp. 1873-1881
-
-
Bude, J.D.1
Pinto, M.R.2
Smith, R.K.3
-
11
-
-
28744431753
-
-
"Reducing secondary injection effects", U.S. Patent, no. 6583007
-
B. Eitan, "Reducing secondary injection effects", U.S. Patent, no. 6583007.
-
-
-
Eitan, B.1
-
12
-
-
0842264494
-
A modified read scheme to improve read disturb and second-bit effect in a scaled MXVAND flash memory cell
-
C.C. Yeh, W. J. Tsai, T. C. Lu, S. K. Cho, T. Wang, S. Pam, and C. Y. Lu, "A modified read scheme to improve read disturb and second-bit effect in a scaled MXVAND flash memory cell", Non-Volatile Semiconductor Memory Workshop (NVSM), pp. 44-45, 2002.
-
(2002)
Non-volatile Semiconductor Memory Workshop (NVSM)
, pp. 44-45
-
-
Yeh, C.C.1
Tsai, W.J.2
Lu, T.C.3
Cho, S.K.4
Wang, T.5
Pam, S.6
Lu, C.Y.7
-
13
-
-
1342308176
-
Modeling for the 2nd-bit effect of a nitride-based trapping storage flash EEPROM cell under two-bit operation
-
Y. W. Chang, T. C. Lu, S. Pam and C. Y. Lu, "Modeling for the 2nd-bit effect of a nitride-based trapping storage flash EEPROM cell under two-bit operation", IEEE Electron Device Lett., vol. 25, pp. 95-97, 2004.
-
(2004)
IEEE Electron Device Lett.
, vol.25
, pp. 95-97
-
-
Chang, Y.W.1
Lu, T.C.2
Pam, S.3
Lu, C.Y.4
-
14
-
-
0032000289
-
Direct lateral profiling of hot-carrier induced oxide charge and interface traps in thin gate MOSFET's
-
C. Chen and T. P. Ma, "Direct lateral profiling of hot-carrier induced oxide charge and interface traps in thin gate MOSFET's", IEEE Trans. Electron Devices, vol. 45, pp. 512-520, 1998.
-
(1998)
IEEE Trans. Electron Devices
, vol.45
, pp. 512-520
-
-
Chen, C.1
Ma, T.P.2
-
15
-
-
84949234877
-
Cause of data retention loss in a nitride-based localized trapping storage flash memory cell
-
W. J. Tsai, S. H. Gu, N. K. Zous, C.C. Yeh, C. C. Liu, C. H. Chen, T. Wang, S. Pam and C. Y. Lu, "Cause of data retention loss in a nitride-based localized trapping storage flash memory cell", Proceeding of the International Reliability Physics Symposium (IRPS), pp. 34-38, 2002.
-
(2002)
Proceeding of the International Reliability Physics Symposium (IRPS)
, pp. 34-38
-
-
Tsai, W.J.1
Gu, S.H.2
Zous, N.K.3
Yeh, C.C.4
Liu, C.C.5
Chen, C.H.6
Wang, T.7
Pam, S.8
Lu, C.Y.9
-
16
-
-
0842288282
-
Novel operation schemes to improve device reliability in a localized trapping storage SONOS-type flash memory
-
session 7-5
-
C.C. Yeh, W.J. Tsai, T.C. Lu, H.Y. Chen, H.C. Lai, N.K. Zous, Y.Y. Liao, G. D. You, S.K. Cho, C.C. Liu, F.S. Hsu, L.T. Huang, W.S. Chang, C.J. Liu, C.F. Cheng; M.H. Chou, C.H. Chen, T. Wang, W. C. Ting, S. Pan, J. Ku, C. Y. Lu, "Novel operation schemes to improve device reliability in a localized trapping storage SONOS-type flash memory", Tech. Digest of International Electron Devices Meeting (IEDM), session 7-5, 2003.
-
(2003)
Tech. Digest of International Electron Devices Meeting (IEDM)
-
-
Yeh, C.C.1
Tsai, W.J.2
Lu, T.C.3
Chen, H.Y.4
Lai, H.C.5
Zous, N.K.6
Liao, Y.Y.7
You, G.D.8
Cho, S.K.9
Liu, C.C.10
Hsu, F.S.11
Huang, L.T.12
Chang, W.S.13
Liu, C.J.14
Cheng, C.F.15
Chou, M.H.16
Chen, C.H.17
Wang, T.18
Ting, W.C.19
Pan, S.20
Ku, J.21
Lu, C.Y.22
more..
-
17
-
-
0033728046
-
Charge retention of scaled SONOS non-volatile memory devices at elevated temperatures
-
Y. Yang and M. White, "Charge retention of scaled SONOS non-volatile memory devices at elevated temperatures", Solid-State Electronic, vol. 44, pp. 949-958, 2000,
-
(2000)
Solid-state Electronic
, vol.44
, pp. 949-958
-
-
Yang, Y.1
White, M.2
-
18
-
-
28744441857
-
A novel 2-bits/cell nitride storage flash memory with greater than im P/E-cyclc endurance
-
session 36-3
-
Y. H. Shin, H. T. Lue, K. Y. Hsieh, R. Liu and C. Y. Lu, "A Novel 2-bits/cell Nitride Storage Flash Memory with Greater than IM P/E-Cyclc Endurance", Tech. Digest of International Electron Devices Meeting (IEDM), session 36-3, 2004.
-
(2004)
Tech. Digest of International Electron Devices Meeting (IEDM)
-
-
Shin, Y.H.1
Lue, H.T.2
Hsieh, K.Y.3
Liu, R.4
Lu, C.Y.5
-
19
-
-
1642382058
-
In-process charging in microFlash memory cells
-
Y. Roizin, M. Gutman, S. Alfassi and R. Yosefi, "In-process charging in microFlash memory cells", Non-Volatile Semiconductor Memory Workshop, pp. 83-84, 2002.
-
(2002)
Non-volatile Semiconductor Memory Workshop
, pp. 83-84
-
-
Roizin, Y.1
Gutman, M.2
Alfassi, S.3
Yosefi, R.4
|