Game theoretic modeling of voltage and frequency scaling during behavioral synthesis

Proceedings of the IEEE International Conference on VLSI Design

Volumn 17, Issue , 2004, Pages 670-673

  Murugavel, Ashok K ^a   Ranganathan, N ^a  

^a University of South Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK CIRCUITS; FREQUENCY SCALING; NASH EQUILIBRIUM; PORTABLE SYSTEMS;

ALGORITHMS; ELECTRIC POTENTIAL; ENERGY DISSIPATION; FREQUENCIES; MATHEMATICAL OPERATORS; PROBLEM SOLVING; SCHEDULING; VLSI CIRCUITS;

GAME THEORY;

EID: 2342467983     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. A. Raghunathan and N.K. Jha, "SCALP: An iterative improvement based low-power data path synthesis system," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 11, pp. 1260-1277, Nov. 1997.
2. Datapath scheduling with multiple supply voltages and level converters, "M. Johnson and K. Roy," ACM Trans. on Design Automation of Electronic Systems, vol. 2, no. 3, pp. 227-248, Jul. 1997.
3. A. Manzak and C. Chakrabarti, "A low power scheduling scheme with resources operating at multiple voltages," IEEE Trans. on Very Large Scale Integrated Systems, vol. 10, no. 1, pp. 6-14, Feb. 2002.
4. S.P. Mohanty and N. Ranganathan, "Energy efficent scheduling for datapath synthesis," in Proc. of the VLSI Design Conf., 2003, pp. 446-451.
5. A.K. Murugavel and N. Ranganathan, "A game-theoretic approach for binding in behavioral synthesis," in Proc. of the Intl. Conf. on VLSI Design, 2003, pp. 452-458.
6. D.F. Ferguson, C. Nikolaou, J. Sairamesh and Y. Yemini, "Economic models for allocating resources in computer systems," in A Paradigm for Distributed Resource Allocation, Clearwater S., Ed. World Scientific, 1996.
7. J.F. Nash, "The bargaining problem," Econometrica, vol. 18, no. 2, pp. 155-162, Apr. 1950.
8. A.P. Chandrakasan and R.W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, Apr. 1995.
9. N. Ranganathan, N. Vijaykrishnan and N. Bhavanishankar, "A linear array processor with dynamic frequency clocking for image processing applications," IEEE Trans. on CSVT, vol. 8, no. 4, pp. 435-445, Aug. 1998.
10. R.D. McKelvey, A. McLennan and T. Turocy, Gambit: Software tools for game theory, ver 0.97 ed., California Inst. of Tech., Uni. of Minnesota and Texas A & M Uni., Sep. 2002.