A game-theoretic approach for binding in behavioral synthesis

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2003-January, Issue , 2003, Pages 452-458

  Murugavel, A K ^a   Ranganathan, N ^a  

^a University of South Florida   (United States)

Author keywords

Circuit synthesis; Energy consumption; Game theory; High performance computing; Linear programming; Nash equilibrium; Portable computers; Processor scheduling; Registers; Very large scale integration

Indexed keywords

ALGORITHMS; BINDING ENERGY; COMPUTATION THEORY; COMPUTER GAMES; COMPUTER PROGRAMMING; DESIGN; ELECTRIC POWER UTILIZATION; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ENERGY UTILIZATION; HIGH LEVEL SYNTHESIS; LINEAR PROGRAMMING; MICROCOMPUTERS; SYSTEMS ANALYSIS; VLSI CIRCUITS;

CIRCUIT SYNTHESIS; HIGH PERFORMANCE COMPUTING; NASH EQUILIBRIA; PORTABLE COMPUTERS; PROCESSOR SCHEDULING; REGISTERS;

GAME THEORY;

EID: 1142307735     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVD.2003.1183176     Document Type: Conference Paper

References (21)

1. Basar T. and Olsder G. J. Dynamic noncooperative game theory. Academic Press, 1982.
2. Benini L. and Micheli G. System-level power optimization: Techniques and tools. ACM Trans. on Design Automation of Electronic Systems, 5(2):115-192, Apr. 2000.
3. Chang J.-M. and Pedram M. Low power register allocation and binding. Proc. IEEE/ACM Design Automation Conf., pp. 29-35, 1995.
4. Chang J.-M. and Pedram M. Module assignment for low power. Proc. IEEE/ACM European Design Automation Conf., pp. 376-381, 1996.
5. Crenshaw J. and Sarrafzadeh M. Low-power driven scheduling and binding. Proc. ACM GLSVLSI, pp. 406-413, 1998.
6. Gajski D., Dutt N., Wu A. and Lin Y.-L. High-level synthesis, Introduction to chip and system design. Kluwer Academic Publisher, 1992.
7. Kumar A. and Bayoumi M. Low-power binding of function units in high-level synthesis. Proc. IEEE Midwest Symp. on Circuits and Systems, vol 1, pp. 214-217, 2000.
8. Lakshminarayana G., Raghunathan A., Jha N. K. and Dey S. A power management methodology for high-level synthesis. Proc. IEEE Intl. Conf. on VLSI Design, pp. 24-29, 1998.
9. McKelvey R.D., McLennan A. and Turocy T. Gambit: Software tools for game theory. California Inst. of Tech., Uni. of Minnesota and Texas A & M Univ., ver 0.97, Sep. 2002.
10. Nash J. F. The bargaining problem. Econometrica, 18(2):155-162, Apr. 1950.
11. Nash J. F. Non-cooperative games. Anals of Mathematics, 54(2):286-295, Sep. 1951.
12. Nebel W. and Mermet J., editor. Low power design in deep sub-micron electronics. Kluwer Academic Publisher, 1997.
13. Owen G. Game theory. Academic Press, 1995.
14. Papadimitriou C. H. Algorithms, games and the internet. In Proc. ACM Symp. on Theory of Computing, pp. 749-753, 2001.
15. Park N. and Parker A. C. Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Trans. on Computer-Aided Design, 7(3):356-370, Mar. 1988.
16. Shiue W.T. and Chakrabarti C. ILP-based scheme for low power scheduling and resource binding. In Proc. IEEE Intl. Symp. on Circuits and Systems, vol 3, pp. 279-282, 2000.
17. Shukla S. K. and Gupta R. K. A model checking approach to evaluating system level dynamic power management policies for embedded systems. Proc. IEEE Intl. High-level validation and Test Workshop, pp. 53-57, 2001.
18. Srikantam V. K., Ranganathan N. and Srinivasan S. CREAM: combined register and module assignment with floor-planning for low power data-path synthesis. Proc. IEEE Intl. Conf. on VLSI Design, pp. 228-223, 2000.
19. Stroobandt D., Marck H. V. and Campenhout J. V. An accurate interconnection lenght estimation for computer logic. Proc. IEEE GLSVLSI, pp. 50-55, 1996.
20. Sulistyo J.B. and Ha D.S. Developing Standard Cells for TSMC 0.25um Technology under MOSIS DEEP Rules. Technical report, Dept. of ECE, Virginia Tech, Apr. 2002.
21. von Neumann J. Zur Theorie der Gesellschaftsspiele. Zur Theorie der Gesellschaftsspiele, pp. 295-320, 1928.