High-bit-rate low-power decision circuit using InP-InGaAs HBT technology

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 7, 2005, Pages 1583-1587

  Ishii, Kiyoshi ^a,b   Nosaka, Hideyuki ^a   Sano, Kimikazu ^a   Murata, Koichi ^a   Ida, Minoru ^a   Kurishima, Kenji ^a   Hirata, Michihiro ^a   Shibata, Tsugumichi ^a   Enoki, Takatomo ^a  

^a NTT CORPORATION   (Japan)

^b CHUBU UNIVERSITY   (Japan)

Author keywords

Decision circuit; HBT; InP; Optical communications

Indexed keywords

ALGORITHMS; ELECTRON TRANSITIONS; FLIP FLOP CIRCUITS; HETEROJUNCTION BIPOLAR TRANSISTORS; INTEGRATED CIRCUITS; OPTICAL COMMUNICATION; RESISTORS;

DECISION CIRCUITS; FREQUENCY DIVIDERS; INP; OPERATING SPEEDS;

SEMICONDUCTING INDIUM COMPOUNDS;

EID: 22544470923     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.847521     Document Type: Conference Paper

References (11)

1. Y. Suzuki, Y. Amamiya, Z. Yamazaki, S. Wada, H. Uchida, C. Kurioka, S. Tanaka, and H. Hida, "110 Gb/s multiplexing and demultiplexing IC's," in Int. Solid-State Circuits Conf. Tech. Dig., 2004, pp. 232-233.
2. T. Suzuki, T. Takahashi, T. Hirose, and M. Takigawa, "A 80-Gbit/s D-type flip-flop circuit using InP HEMT technology," in GaAs Integrated Circuits Symp. Tech. Dig., 2003, pp. 165-168.
3. K. Ishii, H. Ichino, M. Togashi, Y. Kobayashi, and C. Yamaguchi, "Very-high-speed Si bipolar static frequency dividers with new T-type flip-flops," IEEE J. Solid-State Circuits, vol. 30, no. 1, pp. 19-24, Jan. 1995.
4. B. Peetz, B. D. Hamilton, and J. Kang, "An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold," IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 997-1002, Dec. 1986.
5. A. Rylyakov and T. Zwick, "96 GHz static frequency divider in SiGe bipolar technology," in GaAs Integrated Circuits Symp. Tech. Dig., 2003, pp. 288-290.
6. M. Ida, K. Kurishima, H. Nakajima, N. Watanabe, and S. Yamahata, "Undoped-emitter InP/InGaAs HBT's for high-speed and low-power applications," in Int. Electron Device Meeting Tech. Dig., 2000, pp. 854-856.
7. max InP/InGaAs double heterojunction bipolar transistors with a thin pseudomorphic base," IEEE Electron Device Lett., vol. 23, no. 12, pp. 694-696, Dec. 2002.
8. max InP DHBT's," Electron. Lett., vol. 39, pp. 1215-1217, 2003.
9. K. Ishii, H. Nosaka, M. Ida, K. Kurishima, T. Enoki, T. Shibata, and E. Sano, "High-input-sensitivity, low-power 43 Gbit/s decision circuit using InP/InGaAs DHBTs," Electron. Lett., vol. 38, pp. 557-558, 2002.
10. K. Ishii, H. Nosaka, M. Ida, K. Kurishima, S. Yamahata, T. Enoki, T. Shibata, and E. Sano, "4-bit multiplexer/demultiplexer chip set for 40-Gbit/s optical communication systems," IEEE Trans. Microw. Theory Tech., vol. 51, no. 11, pp. 2181-2187, Nov. 2003.
11. K. Murata, K. Sano, T. Enoki, H. Sugahara, and M. Tokumitsu, "InP-based IC technologies for 100-Gbit/s and beyond," presented at the 16th Int. Conf. Indium Phosphide and Related Materials (IPRM'04), 2004, paper no. TuA-1-1.