Automated synthesis for asynchronous FPGAs

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2005, Pages 163-173

  Peng, Song ^a   Fang, David ^a   Teifel, John ^a,b   Manohar, Rajit ^a  

^a Cornell University ^*  (United States)

^b SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

Asynchronous circuits; Automated synthesis; Programmable logic

Indexed keywords

ALGORITHMS; BENCHMARKING; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; FORMAL LOGIC; PROGRAM PROCESSORS; PROGRAMMABLE LOGIC CONTROLLERS;

ASYNCHRONOUS CIRCUITS; AUTOMATED SYNTHESIS; PROGRAMMABLE LOGIC; SEQUENTIAL PROGRAMS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 20344396401     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1046192.1046214     Document Type: Conference Paper

References (24)

1. C. S. Ananian. The static single information form. Master's thesis, Massachusetts Institute of Technology, 1999.
2. V. Betz and J. Rose. VPR: A new packing, placement, and routing tool for FPGA research. In Proceedings of International Workshop on Field Programmable Logic and Applications, September 1997.
3. M. Budiu and S. C. Goldstein. Fast compilation for pipelined reconfigurable fabrics. In Proceedings of International Symposium on Field Programmable Gate Arrays, February 1999.
4. J. B. Dennis. The Evolution of 'Static' Data-Flow Architecture. Prentice Hall, 1991.
5. Y. Guo, G. J. M. Smit, H. Broersma, and P. M. Heysters. A graph covering algorithm for a coarse grain reconfigurable system. In Proceedings of the 2003 ACM SIGPLAN conference on Language, Compiler, and Tool for Embedded Systems, June 2003.
6. S. Hauck, G. Borriello, S. Burns, and C. Ebeling. Montage: An FPGA for synchronous and asynchronous circuits. In Proceedings of International Conference on Field Programmable Logic and Applications, Vienna, August 1992.
7. S. Hauck, S. Burns, G. Borriello, and C. Ebeling. An FPGA for implementing asynchronous circuits. IEEE Design and Test of Computers, 11(3):60-69, 1994.
8. D. L. How. A self clocked FPGA for general purpose logic emulation. In Proceedings of of the IEEE Custom Integrated Circuits Conference, May 1996.
9. Xilinx Inc. Virtex™ 2.5V field programmable gate arrays. Xilinx Data Sheet, 2002.
10. H. Kagotani and H. Schmit. Asynchronous piperench: Architecture and performance estimations. In Proceedings of Symposium on Field-Programmable Custom Computing Machines, April 2003.
11. E. Keller. Building asynchronous circuits with JBits. In Proceedings of International Conference on Field Programmable Logic and Applications, August 2001.
12. R. Konishi, H. Ito, H. Nakada, A. Nagoya, K. Oguri, N . Imlig, T. Shiozawa, M. Inamori, and K. Nagami. PCA-1: A fully asynchronous self-reconfigurable LSI. In Proceedings of International Symposium on Asynchronous Circuits and Systems, March 2001.
13. K. Maheswaran. Implementing self-timed circuits in field programmable gate arrays. Master's thesis, U. C. Davis, 1995.
14. R. Manohar, T.-K. Lee, and A. J. Martin. Projection: A synthesis technique for concurrent systems. In Proceedings of International Symposium on Asynchronous Circuits and Systems, April 1999.
15. R. Manohar and A. J. Martin. Slack elasticity in concurrent computing. In Proceedings of the Fourth International Conference on the Mathematics of Program Construction, June 1998.
16. A. J. Martin. Synthesis of asynchronous VLSI circuits. Technical Report CS-TR-93-28, California Institute of Technology, 1993.
17. A.J. Martin, A. Lines, R. Manohar, M.Nyström, P. Penzes, R. Southworth, U. V. Cummings, and T.-K. Lee. The design of an asynchronous MIPS R3000. In Proceedings of the Conference on Advanced Research in VLSI, 1997.
18. R. Payne. Asynchronous FPGA architectures. IEEE Computers and Digital Techniques, 143(5):282-286, 1996.
19. J. Teifel and R. Manohar. Programmable asynchronous pipeline arrays. In Proceedings of International Conference on Field Programmable Logic and Applications, September 2003.
20. J. Teifel and R. Manohar. Highly pipelined asynchronous FPGAs. In Proceedings of International Symposium on Field Programmable Gate Arrays, February 2004.
21. J. Teifel and R. Manohar. Static tokens: using dataflow to automate concurrent pipeline synthesis. In Proceedings of International Symposium on Asynchronous Circuits and Systems, April 2004.
22. C. Traver, R. B. Reese, and M. A. Thornton. Cell designs for self-timed FPGAs. In Proceedings of of ASIC/SOC Conference, 2001.
23. N. Weaver, J. Hauser, and J. Wawrzynek. The sfra: A corner-turn FPGA architecture. In Proceedings of International Symposium on Field Programmable Gate Arrays, February 2004.
24. C. Wong, A. J. Martin, and P. Thomas. An architecture for asynchronous FPGAs. In Proceedings of International Conference on Field Programmable Technology, December 2003.