The SFRA: A corner-turn FPGA architecture

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn 12, Issue , 2004, Pages 3-12

  Weaver, Nicholas ^a,b   Hauser, John ^a   Wawrzynek, John ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTERNATIONAL COMPUTER SCIENCE INSTITUTE   (United States)

Author keywords

FPGA Architecture; FPGA CAD; FPGA Design Study; FPGA Optimization

Indexed keywords

FIXED FREQUENCY ARRAYS; FPGA ARCHITECTURE; FPGA DESIGN STUDY; FPGA OPTIMIZATION;

CHANNEL CAPACITY; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; FORMAL LOGIC; INTERCONNECTION NETWORKS; PROBLEM SOLVING; ROUTERS; TOPOLOGY;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 2442443074     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. V. Betz and J. Rose. Effect of the prefabricated routing track distribution on fpga area-efficiency, 1998.
2. Chameleon systems, http://www.chameleonsystems.com/.
3. J. Gaisler. LEON SPARC-compatable processor, http://www.gaisler.com/ leonmain.html.
4. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. PipeRench: A coprocessor for streaming multimedia acceleration. In International Symposium on Computer Architecture, pages 28-39, 1999.
5. C. E. D. C. Green and P. Franklin. RaPiD - reconfigurable pipelined datapath. In R. W. Hartenstein and M. Glesner. editors. Field-Programmable Logic: Smart Applications, New Paradigms, and Compilers. 6th International Workshop on Field-Programmable Logic and Applications, pages 126-135, Darmstadt, Germany, 1996. Springer-Verlag.
6. P. Hallschmid and S. J. E. Wilton. Detailed routing architectures for embedded programmable logic ip cores. In Ninth international symposium on Field programmable gate arrays, pages 69-74. ACM Press, 2001.
7. J. R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. In Proceedings of the IEEE Symposium on Field-Programmable Gate Arrays for Custom Computing Machines, pages 12-21. IEEE, April 1997.
8. C. Leiserson, F. Rose, and J. Saxe. Optimizing synchronous circuitry by retiming. In Third Caltech Conference On VLSI, March 1993.
9. G. Lemieux, P. Leventis, and D. Lewis. Generating highly-routable sparse crossbars for plds. In Proceedings of the International Symposium on Field Programmable Gate Arrays, pages 155-164. February 2000.
10. E. Mirsky and A. DeHon. Matrix: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In Proceedings of the IEEE Symposium on Field-Programmable Gate Arrays for Custom Computing Machines. IEEE. April 1996.
11. NIST. Federal information processing standards (FIPS) publication 197: Advanced encryption standard, 2001. http://csrc.nist.gov/publications/fips/ fips197/fips-197.pdf.
12. T. Smith and M. Waterman. Identification of common molecular subsecquences, 1981.
13. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon. HSRA: high-speed, hierarchical synchronous reconfigurable array. In Proceedings of the International Symposium on Field Programmable Gate Arrays, pages 125-134, February 1999.
14. N. Weaver. The SFRA: A Fixed-Frequency FPGA Architecture. PhD thesis, University of California at Berkeley, 2003. http://www.cs.berkeley.edu/nweaver/ nweaver_thesis.pdf.
15. N. Weaver, Y. Markovskiy, Y. Patel, and J. Wawrzynek. Post-placement c-slow retiming for the xilinx virtex fpga. In Proceedings of the Eleventh ACM International Symposium on Field Programmable Gate Arrays (FPGA), 2003.
16. Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124. Virtex Series FPGAs, 1999.