PCA-1: A fully asynchronous, self-reconfigurable LSI

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2001, Pages 54-61

  Konishi, Ryusuke ^a   Ito, Hideyuki ^a   Nakada, Hiroshi ^a   Nagoya, Akira ^a   Oguri, Kiyoshi ^b   Imlig, Norbert ^a   Shiozawa, Tsunemichi ^a   Inamori, Minoru ^a   Nagami, Kouichi ^a  

^a NTT Corporation   (Japan)

^b NAGASAKI UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

NETWORK ARCHITECTURE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; TABLE LOOKUP;

HARDWARE ARCHITECTURE; LOGIC LAYERS; LOOKUP TABLES (LUTS); LSI CHIPS; PLASTIC CELL ARCHITECTURES; PROGRAMMABLE LOGIC; RECONFIGURABLE LSI; RUNTIMES; SELF-RECONFIGURABLE; SELF-TIMED CIRCUITS;

NETWORK LAYERS;

EID: 62649148197     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2001.914069     Document Type: Conference Paper

References (11)

1. R. Vemuri and R. Harr (edit), "Configurable Computing: Technology and Applications", IEEE COMPUTER, IEEE Computer Society, Vol. 33, No. 4, April 2000, pp. 39-77.
2. K. Nagami, K. Oguri, T. Shiozawa, H. Ito, and R. Konishi, "Plastic Cell Architecture: A Scalable Device Architecture for General-Purpose Reconfigurable Computing", IEICE Trans. Electronics, Vol. E81-C, No.9, September 1998, pp. 1431-1437.
3. K. Oguri, N. Imlig, H. Ito, K. Nagami, R. Konishi, and T. Shiozawa, "General Purpose Computer Architecture Based on Fully Programmable Logic", In Proc. ICES'98, Springer Verlag, No. 1478 in LNCS, September 1998, pp. 324-334.
4. K. Maheswaran, "Implementing Self-timed Circuits in Field Programmable Gate Arrays", Master's thesis, University of California, Davis, 1994.
5. R. Payne, "Self-Timed FPGA Systems", In Proc. FPL'95, Springer Verlag, No. 975 in LNCS, August 1995, pp. 21-35.
6. C. L. Seitz, "Introduction to VLSI Systems", C. Mead and L. Conway (edit), chapter System Timing. Addison-Wesley, 1980.
7. I.E. Sutherland, "Micropipelines", Communications of the ACM, 32(6), June 1989, pp. 720-738.
8. The National Technology Roadmap for Semiconductors, SIA Semiconductor Industry Association, 1997.
9. N. Imlig, R. Konishi, T. Shiozawa, K. Oguri, K. Nagami, H. Ito, M. Inamori and H. Nakada, "Communicating Logic: An Alternative Embedded Stream Processing Paradigm", In Proc. ASP-DAC 2000, January 2000, pp. 317-322.
10. M. Inamori, H. Nakada, R. Konishi and K. Oguri, "A Method for Placing and Routing an Asynchronous Design to Reconfigurable Cell Arrays", In Proc. SASIMI 2000, April 2000, pp. 99-106.
11. Y. Nakamura, K. Oguri, and A. Nagoya, "High-Level VLSI Synthesis", R. Camposano and W. Wolf (edit), chapter Synthesis From Pure Behavioral Descriptions, Kluwer Academic Publishers, 1991, pp. 205-229.