Binary addition based on single electron tunneling devices

2004 4th IEEE Conference on Nanotechnology

Volumn , Issue , 2004, Pages 327-330

  Lageweg, Casper ^a   Cotofana, Sorin ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Addition; Single electron tunneling; Threshold logic circuits

Indexed keywords

BOOLEAN FUNCTIONS; ELECTRIC POWER UTILIZATION; LOGIC GATES; NETWORKS (CIRCUITS); SET THEORY; TRANSISTORS;

ADDITION; SINGLE ELECTRON TUNNELING; SWITCHING ACTIVITY; THRESHOLD LOGIC CIRCUITS;

ELECTRON TUNNELING;

EID: 20344390303     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. K.K.Likharev, "Single-Electron Devices and Their Applications," Proceeding of the IEEE, vol. Vol. 87, no. No. 4, pp. pp. 606-632, April 1999.
2. A.N.Korotkov, "Single-Electron Logic and Memory Devices," International Journal of Electronics, vol. Vol. 86, no. No. 5, pp. pp. 511-547, 1999.
3. C.Lageweg and S.Cotofana and S.Vassiliadis, "A Linear Threshold Gate Implementation in Single Electron Technology," in IEEE Computer Society Workshop on VLSI, April 2001, pp. 93-98.
4. _, "Achieving Fanout Capabilities in Single Electron Encoded Logic Networks," in 6th International Conference on Solid-State and IC Technology (ICSICT), October 2001, pp. 1383-1386.
5. R.H.Chen, A.N.Korotkov, and K.K.Likharev, "Single-electron Transistor Logic," Applied Physics Letters, vol. Vol. 68, no. No. 14, pp. pp. 1954-1956, April 1996.
6. C.Lageweg and S.Cotofana and S.Vassiliadis, "Static Buffered SET Based Logic Gates," in 2nd IEEE Conference on Nanotechnology (NANO), August 2002, pp. 491-494.
7. S.Cotofana and S.Vasiliadis, "Low Weight and Fan-In Neural Networks for Basic Arithmetic Operations," in Congress on Scientific Computation, Modelling and Applied Mathematics, Volume 4: Artificial Intelligence and Computer Science, August 1997, pp. 227-232.
8. C.Wasshuber, H.Kosina, and S.Selberherr, "SIMON - A Simulator for Single-Electron Tunnel Devices and Circuits," IEEE Transactions on Computer-Aided Design, vol. Vol. 16, no. No. 9, pp. pp. 937-944, September 1997.
9. S.Vassiliadis, S.Cotofana, and K.Bertels, "2-1 addition and related arithmetic operations with threshold logic," IEEE Transactions on Computers, vol. Vol, 45, no. No. 9, pp. pp. 1062-1068, September 1996.