Increasing the number of effective registers in a low-power processor using a windowed register file

CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2003, Pages 125-136

  Ravindran, Rajiv A ^a   Senger, Robert M ^a   Marsman, Eric D ^a   Dasika, Ganesh S ^a   Guthaus, Matthew R ^a   Mahlke, Scott A ^a   Brown, Richard B ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Embedded processor; Graph partitioning; Instruction encoding; Low power; Register window; Window assignment

Indexed keywords

ALGORITHMS; EMBEDDED SYSTEMS; ENCODING (SYMBOLS); MONOLITHIC INTEGRATED CIRCUITS; PERFORMANCE; PROGRAM COMPILERS;

EMBEDDED PROCESSORS; EXPERIMENTATION; GRAPH PARTITIONING; INSTRUCTION ENCODING; REGISTER WINDOWS; WINDOW ASSIGNMENT; WIRELESS INTEGRATED MICROSYSTEMS (WIMS);

PROGRAM PROCESSORS;

EID: 18844448394     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/951710.951729     Document Type: Conference Paper

References (29)

1. A. Aletà et al. Exploiting pseudo-schedules to guide data dependence graph partitioning. In PACT 2002, Sept. 2002.
2. Analog Devices. ADSP-219x/2191 DSP Hardware Reference Manual, Jul. 2001. http://www.analog.com/Analog-Root/static/library/dspManuals/ADSP- 2191_hardware_re ference.html.
3. J. Cho, Y. Paek, and D. Whalley. Register and Memory Assignment for Non-orthogonal Architectures via Graph Coloring and MST Algorithms. In LCTES/SCOPES 2002, Jun. 2002.
4. M. Chu, K. Fan, and S. Mahlke. Region-based Hierarchical Operation Partitioning for Multicluster Processors. In PLDI '03, Jun. 2003.
5. J.-L. Cruz et al. Multiple-banked register file architecture. In ISCA-27, Jun. 2000.
6. G. Desoli. Instruction assignment for clustered VLIW DSP compilers: A new approach. Technical Report HPL-98-13, Hewlett-Packard Laboratories, Feb. 1998.
7. P. Faraboschi, G. Desoli, and J. Fisher. Clustered instruction-level parallel processors. Technical Report HPL-98-204, Hewlett-Packard Laboratories, Dec. 1998.
8. K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. The multicluster architecture: Reducing cycle time through partitioning. In Micro-30, Dec. 1997.
9. M. R. Guthaus et al. MiBench: A free, commercially representative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization, Dec. 2001.
10. B. Hendrickson and R. Leland. The Chaco User's Guide. Sandia National Laboratories, Jul. 1995.
11. J. Hiser, S. Carr, and P. Sweany. Global register partitioning. In PACT 2000, Oct. 2000.
12. W. M. Hwu et al. The Superblock: An Effective Technique for VLIW and Superscalar Compilation. Journal of Supercomputing, May 1993.
13. Intel Corporation, Santa Clara, CA. Intel IA-64 Software Developer's Manual, 2002.
14. G. Karypis and V. Kumar. Metis: A Software Package for Partitioning Unstructured Graphs, Partitioning Meshes and Computing Fill-Reducing Orderings of Sparse Matrices. University of Minnesota, Sept. 1998.
15. B. Kernighan and S. Lin. An efficient heuristic procedure for partitioning graphs. The Bell System Technical Journal, Feb. 1970.
16. H. Kim. Region-Based register allocation for EPIC Architectures. PhD thesis, Department of Computer Science, New York University, 2001. www.crest.gatech.edu/publications/hansooth.pdf.
17. C. Lee, M. Potkonjak, and W. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Micro-30, Dec. 1997.
18. R. Leupers and D. Kotte. Variable Partitioning for Dual Memory Bank DSPs. In ICASSP 2001, May 2001.
19. J. L. Marcio M. Fernandes and N. Topham. Allocating Lifetimes to Queues in Software Pipelined Architectures. In Euro-Par '97, Aug. 1997.
20. P. Marwedel and G. Goossens. Code Generation for Embedded Processors. Kluwer Academic Publishers, Boston, MA, 1995.
21. Motorola. CPU12 Reference Manual, Jun. 2003. http://e-www.motorola.com/ brdata/PDFDB/docs/CPU12RM.pdf.
22. R. M. Senger et al. A 16-Bit Mixed-Signal Microsystem with Integrated CMOS-MEMS Clock Reference. In DAC '03, Jun. 2003.
23. M. Smelyanskiy, G. Tyson, and E. Davidson. Register Queues: A New Hardware/Software approach to Efficient Software Pipelining. In PACT 2001, Oct. 2001.
24. SPARC International Inc. The SPARC Architecture Manual, Version 8, 1992. www.sparc.com/standards/V8.pdf.
25. Tensilica Inc. Xtensa Architecture and Performance, Sep. 2002. http://www.tensilica.com/xtensa.arch.white.paper.pdf.
26. Texas Instruments. TMS320C54X DSP Reference Set, Mar. 2001. http://www-s.ti.com/sc/psheets/spru131g/spru131g.pdf.
27. V. Tiwari, S. Malik, and A. Wolfe. Power analysis of embedded software: A first step towards software power minimization. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2(4):437-145, 1994.
28. T.Kiyohara et al. Register Connection: A New Approach to adding Registers into Instruction Set Architectures. In ISCA-20, May 1993.
29. Trimaran. An infrastructure for research in ILP. http://www.trimaran.org.