Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms

Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems

Volumn , Issue , 2002, Pages 130-138

  Cho, Jeonghun ^a   Paek, Yunheung ^a   Whalley, David ^b  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Florida State University   (United States)

Author keywords

And maximum spanning tree; Compiler; Dual memory; Graph coloring; Memory assignment; Non orthogonal architecture

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; STORAGE ALLOCATION (COMPUTER); TREES (MATHEMATICS);

GENERAL-PURPOSE PROCESSORS (GPP);

PROGRAM PROCESSORS;

EID: 0036977327     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/513852.513853     Document Type: Conference Paper

References (15)

1. G. Araujo, S. Devadas, K. Keutzer, S. Liao, S. Malik, A. Sudarsanam, S. Tjiang, and A. Wang. Challenges in Code Generation for Embedded Processors, pages 48-64. In Marwedel and Goossens [9], 1995.
2. G. Araujo and S. Malik. Code Generation for Fixed-point DSPs. ACM Transactions on Design Automation of Electronic Systems, 3(2):136-161, April 1998.
3. R. Barua, W. Lee, S. Amarasinghe, and A. Agarwal. Compiler Support for Scalable and Efficient Memory Systems. IEEE Transactions on Computers, Nov. 2001.
4. G. Chaitan. Register Allocation and Spilling via Graph Coloring. In Proceedings of the SIGPLAN Symposium on Compiler Construction, pages 201-207, June 1982.
5. J. Cho, J. Kim, and Y. Paek. Efficient and Fast Allocation of On-chip Dual Memory Banks. In 6th Workshop on Interaction between Compilers and Computer Architectures, Feb. 2002.
6. S. Jung and Y. Paek. The Very Portable Optimizer for Digital Signal Processors. In International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 84-92, Nov. 2001.
7. R. Leupers and P. Marwedel. Algorithms for Address Assignment in DSP Code Generation. In International Conference on Computer-Aided Design, 1996.
8. C. Liem. Retargetable Compilers for Embedded Core Processors. Kluwer Academic Publishers, 1997.
9. P. Marwedel and G. Goossens, editors. Code Generation for Embedded Processors. Kluwer Academic Publishers, 1995.
10. Motorola Inc., Austin, TX. DSP56000 24-Bit Digital signal Processor Family Manual, 1995.
11. R. Prim. Shortest Connection Networks and Some Generalizations. Bell Systems Technical Journal, 36(6):1389-1401, 1957.
12. M. A. R. Saghir, P. Chow, and C. G. Lee. Exploiting Dual Data-Memory Banks in Digital Signal Processors. ACM SIGOPS Operating Systems, pages 234-243, 1996.
13. A. Sudarsanam. Code Optimization Libraries For Retargetable Compilation For Embedded Digital Signal Processors. PhD thesis, Princeton University Department of EE, May 15, 1998.
14. A. Sudarsanam and S. Malik. Simultaneous Reference Allocation in Code Generation for Dual Data Memory Bank ASIPs. ACM Transactions on Design Automation of Electronic Systems, 5(2):242-264, April 2000.
15. V. Zivoljnovic, J.M. Velarde, C. Schager, and H. Meyr. DSPStone - A DSP oriented Benchmarking Methodology. In Proceedings of International Conference on Signal Processing Applications and Technology, 1994.