A greedy algorithm for tolerating defective crosspoints in nanoPLA design

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 49-56

  Naeimi, Hella ^a   DeHon, André ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MAPPING ALGORITHM; NANOWIRES; PROGRAMMABLE DIODES; PROGRAMMABLE LOGIC ARRAYS (PLA);

ALGORITHMS; ARRAYS; COMPUTATIONAL COMPLEXITY; CONFORMAL MAPPING; DATA STORAGE EQUIPMENT; ELECTRIC INVERTERS; FUNCTIONS; ITERATIVE METHODS; LITHOGRAPHY; LOGIC DESIGN; LOGIC DEVICES; MATHEMATICAL MODELS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 18744413801     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. S. C. Goldstein and M. Budiu, "NanoFabrics: Spatial Computing Using Molecular Electronics," in ISCA, June 2001, pp. 178-189.
2. A. DeHon and M. J. Wilson, "Nanowire-Based Sublithographic Programmable Logic Arrays," in FPGA, February 2004, pp. 123-132.
3. Y. Luo, P. Collier, J. O. Jeppesen, K. A. Nielsen, E. Delonno, G. Ho, J. Perkins, H.-R. Tseng, T. Yamamoto, J. F. Stoddart, and J. R. Heath, "Two-Dimensional Molecular Electronics Circuits," ChemPhysChem, vol. 3, no. 6, pp. 519-525, 2002.
4. "International Technology Roadmap for Semiconductors," 〈http://public.itrs.net/〉, 2003.
5. Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, "Nanoscale Molecular-Switch Crossbar Circuits," Nanotechnology, vol. 14, pp. 462-468, 2003.
6. G. Snider, P. Kuekes, and R. S. Williams, "CMOS-like Logic in Defective, Nanoscale Crossbars," Nanotechnology, vol. 15, pp. 881-891, June 2004.
7. Y. Cui, L. J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber, "Diameter-Controlled Synthesis of Single Crystal Silicon Nanowires," Applied Physics Letters, vol. 78, no. 15, pp. 2214-2216, 2001.
8. Y. Huang, X. Duan, Y. Cui, L. Lauhon, K. Kim, and C. M. Lieber, "Logic Gates and Computation from Assembled Nanowire Building Blocks," Science, vol. 294, pp. 1313-1317, 2001.
9. D. Whang, S. Jin, and C. M. Lieber, "Nanolithography Using Hierarchically Assembled Nanowire Masks," Nanoletters, vol. 3, no. 7, pp. 951-954, July 9 2003.
10. C. Collier, G. Mattersteig, E. Wong, Y. Luo, K. Beverly, J. Sampaio, F. Raymo, J. Stoddart, and J. Heath, "A [2]Catenane-Based Solid State Reconfigurable Switch," Science, vol. 289, pp. 1172-1175, 2000.
11. M. S. Gudiksen, L. J. Lauhon, J. Wang, D. C. Smith, and C. M. Lieber, "Growth of Nanowire Superlattice Structures for Nanoscale Photonics and Electronics," Nature, vol. 415, pp. 617-620, February 7 2002.
12. A. DeHon, P. Lincoln, and J. Savage, "Stochastic Assembly of Sublithographic Nanoscale Interfaces," IEEE Transactions on Nanotechnology, vol. 2, no. 3, pp. 165-174, 2003.
13. T. Cormen, C. Leiserson, and R. Rivest, Introduction to Algorithms. MIT Press, 1990.
14. 2.5 Algorithm for Maximum Matching in Bipartite Graphs," SIAM Journal on Computing, vol. 2, no. 4, pp. 225-231, 1973.
15. K. McElvain, "LGSynth93 Benchmark Set: Version 4.0," online 〈http://www.cbl.ncsu.edu/pub/Benchmark_dirs/LGSynth93/doc/iwls93.ps〉, May 1993.
16. U. C. Group, "Espresso Examples," Online 〈ftp://ic.eecs. berkeley.edu/pub/Espresso/espresso-book-examples.tar.gz〉, June 1993.