Overlapped decoding for a class of quasi-cyclic LDPC codes

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2004, Pages 113-117

  Kim, Sang Min ^a   Parhi, Keshab K ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BIT ERROR RATE; ERROR CORRECTION; ITERATIVE METHODS; LINEARIZATION; MATRIX ALGEBRA; SATELLITE COMMUNICATION SYSTEMS; SCHEDULING; SIGNAL PROCESSING;

CHECK NODE PROCESSING UNIT (CNU); LOW-DENSITY PARITY-CHECK (LDPC); OVERLAPPED DECODING; QUASI-CYCLIC LDPC CODES;

DECODING;

EID: 17044405508     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. D. J. C. Mackay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inform. Theory, vol. 45, pp. 399-432, Mar. 1999.
2. T. J. Richardson, M. A. Shokrollahi, and R. L. Urbanke, "Design of capacity approaching irregular low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 47, pp. 619-637, Feb. 2001.
3. T. J. Richardson and R. L. Urbanke, "The renaissance of gallager's low-density parity-check codes," IEEE Commuunications Magazine, vol. 41, pp. 126-131, Aug. 2003.
4. D. J. C. MacKay and R. M. Neal, "Neal Shannon limit performance of low density parity check codes," Electronics Letters, vol. 32, pp. 1645-1646, 1996.
5. Y. Kou, S. Lin, and M. Fossorier, "Low-density parity-check codes based on finite geometries: a rediscovery and new results," IEEE Trans. Inform. Theory, vol. 47, pp. 2711-2736, Nov. 2001.
6. E. Boutillon, J. Castura, and F. R. Kschischang, "Decoder-first code design," in Proc. of the 2nd International Symposium on Turbo Codes and Related Topics, 2000.
7. D. E. Hocevar, "LDPC code construction with flexible hardware implementation," in IEEE International Conference on Communications, 2003.
8. M. M. Mansour and M. R. Shanbhag, "Low power VLSI decoder architecture for LDPC codes," in 2002 International Low Power Electronics and Design, 2002.
9. T. Zhang and K. K. Parhi, "VLSI implementation-oriented (3,k)-regular low-density parity-check codes," in Proc. of IEEE Workshop on Signal Processing Systems (SiPS), 2001.
10. T. Zhang and K. K. Parhi, "An FPGA implementation of (3,6)-regular low-density parity-check code decoder," EURASIP Journal on Applied Signal Processing, special issue on Rapid Prototyping of DSP Systems, vol. 2003, pp. 530-542, May 2003.
11. Y. Chen and K. K. Parhi, "High throughput overlapped message passing for low density parity check codes," in ACM Proc. of GLSVLSI, 2003, pp. 245-248.
12. Y. Mao and A. Banihashemi, "A heuristic search for good low-density parity-check codes at short block lengths," in IEEE International Conference on Communications, 2001, vol. 1, pp. 41-44.
13. T. Zhang, Z. Wang, and K. K. Parhi, "On finite precision implementation of low-density parity-check codes decoder," in Proc. of 2001 IEEE Int. Symp. on Circuits ans Systems, Sydney, Australia, May 2001, vol. 4, pp. 202-205.