LDPC code construction with flexible hardware implementation

IEEE International Conference on Communications

Volumn 4, Issue , 2003, Pages 2708-2712

  Hocevar, Dale E ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BIT ERROR RATE; COMPUTER HARDWARE; CONVOLUTIONAL CODES; DECODING; MATRIX ALGEBRA;

CODE RATES;

TURBO CODES;

EID: 0037633661     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. D.J.C. McKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. on Info. Theory, vol. IT-45, pp. 399-431, March 1999.
2. T.J. Richardson, M.A. Shokrollahi and R.L. Urbanke, "Design of Capacity-Approaching Irregular Low-Density Parity-Check Codes," IEEE Trans. on Information Theory, vol.47, no.2, pp. 619-637, Feb. 2001.
3. A.J. Blanksby and C.J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits, vol.37, no.3, pp. 404-412, March 2002.
4. G. Al-Rawi and J. Cioffi, "A highly efficient domain-programmable parallel architecture for iterative LDPCC decoding," Proc.: Int'l Conf. on Info. Technology: Coding and Computing (ITCC), LasVegas, NV, 2001, pp. 569-577.
5. T. Zhang and K.K. Parhi, "VLSI implementation-oriented (3,k)-regular low-density parity-check codes," IEEE Workshop on Signal Processing Systems, Sept. 2001, pp. 25-36.
6. E. Boutillon, J. Castura and F.R. Kschischang, "Decoder-first code design," Proc.: Int'l Symp. on Turbo Codes & Related Topics, Brest, France, Sept. 2000, pp. 459-462.
7. D. Sridhara, T. Fuja and R.M. Tanner, "Low density parity check codes from permutation matrices," Conf. On Info. Sciences and Sys., The John Hopkins University, (1 page), March 2001.
8. R.M. Tanner, D. Sridhara and T. Fuja, "A class of group-structured LDPC codes," ICSTA-2001 Proc., Ambleside, England, 2001.
9. J. Rosenthal and P.O. Vontobel, "Constructions of LDPC codes using Ramanujan graphs and ideas from Margulis," Proc. Allerton Conf. on Comm., Control and Computing, Monticello, IL, pp. 248-257, Oct. 2000.
10. J. Rosenthal and P.O. Vontobel, "Constructions of regular and irregular LDPC codes using Ramanujan graphs and ideas from Margulis," Proc. IEEE Int'l Symp. on Info. Theory, Washington, D.C., p. 4, June 2001.
11. D.J.C. MacKay. (2001). Encyclopedia of sparse graph codes. University of Cambridge, Cavendish Laboratory. [Online]. Available: http://www.inferenee.phy.cam.ac.uk/mackay/codes/data.html
12. th IEEE DSP Workshop, Hunt, TX, Oct. 2000, 4 pages.