-
2
-
-
0037344322
-
An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-μm CMOS
-
Mar.
-
J. T. Stonick, G.-Y. Wei, J. L. Sonntag, and D. K. Weinlader, "An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 436-443, Mar. 2003.
-
(2003)
IEEE J. Solid-state Circuits
, vol.38
, Issue.3
, pp. 436-443
-
-
Stonick, J.T.1
Wei, G.-Y.2
Sonntag, J.L.3
Weinlader, D.K.4
-
3
-
-
0036917305
-
A 6b 1.6 GS/s flash ADC in 0.18 μm CMOS using averaging termination
-
Dec.
-
P. Scholtens and M. Vertregt, "A 6b 1.6 GS/s flash ADC in 0.18 μm CMOS using averaging termination," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1599-1609, Dec. 2002.
-
(2002)
IEEE J. Solid-state Circuits
, vol.37
, Issue.12
, pp. 1599-1609
-
-
Scholtens, P.1
Vertregt, M.2
-
4
-
-
0038645290
-
A 2 GS/s 6b ADC in 0.18 μm CMOS
-
X. C. Jiang, Z. Y. Wang, and M. F. Chang, "A 2 GS/s 6b ADC in 0.18 μm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 322-323.
-
(2003)
IEEE Int. Solid-state Circuits Conf. (ISSCC) Dig. Tech. Papers
, pp. 322-323
-
-
Jiang, X.C.1
Wang, Z.Y.2
Chang, M.F.3
-
5
-
-
77954491173
-
Designing a simple, small, wide-band and low-power equalizer for FR4 copper links
-
Santa Clara, CA
-
Maxim Integrated Products, "Designing a simple, small, wide-band and low-power equalizer for FR4 copper links," presented at the DesignCon, Santa Clara, CA, 2003.
-
(2003)
DesignCon
-
-
Products, M.I.1
-
7
-
-
0031270433
-
A 160-MHz analog equalizer for magnetic disk read channels
-
Nov.
-
S. Kiriaki, T. L. Viswanathan, G. Feygin, B. Staszewski, R. Pierson, B. Krenik, M. De Wit, and K. Nagaraj, "A 160-MHz analog equalizer for magnetic disk read channels," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1839-1850, Nov. 1997.
-
(1997)
IEEE J. Solid-state Circuits
, vol.32
, Issue.11
, pp. 1839-1850
-
-
Kiriaki, S.1
Viswanathan, T.L.2
Feygin, G.3
Staszewski, B.4
Pierson, R.5
Krenik, B.6
De Wit, M.7
Nagaraj, K.8
-
8
-
-
0036474723
-
A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme
-
Feb.
-
J.-Y. Sim, J.-J. Nam, Y.-S. Sohn, H.-J. Park, C.-H. Kim, and S.-I. Cho, "A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 245-250, Feb. 2002.
-
(2002)
IEEE J. Solid-state Circuits
, vol.37
, Issue.2
, pp. 245-250
-
-
Sim, J.-Y.1
Nam, J.-J.2
Sohn, Y.-S.3
Park, H.-J.4
Kim, C.-H.5
Cho, S.-I.6
-
9
-
-
0141538244
-
0.622-8.0 Gb/s 150 mW serial IO macrocell with fully flexible preemphasis and equalization
-
R. Farjad-Rad and H.-T. Ng, "0.622-8.0 Gb/s 150 mW serial IO macrocell with fully flexible preemphasis and equalization," in Symp. VLSI Circuits Dig. Tech. Papers, 2003, pp. 63-66.
-
(2003)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 63-66
-
-
Farjad-Rad, R.1
Ng, H.-T.2
-
10
-
-
0242443678
-
A 2.2 Gb/s CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation
-
Y. Sohn, S. Bae, H. Park, C. Kim, and S. Cho, "A 2.2 Gb/s CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2003, pp. 473-476.
-
(2003)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 473-476
-
-
Sohn, Y.1
Bae, S.2
Park, H.3
Kim, C.4
Cho, S.5
-
13
-
-
0032597828
-
A CMOS mixed-signal 100 Mb/s receive architecture for fast Ethernet
-
A. Shoval, O. Shoaei, K. O. Lee, and R. H. Leonowich, "A CMOS mixed-signal 100 Mb/s receive architecture for fast Ethernet," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1999, pp. 253-256.
-
(1999)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 253-256
-
-
Shoval, A.1
Shoaei, O.2
Lee, K.O.3
Leonowich, R.H.4
-
14
-
-
0141833367
-
Continuous-time adaptive-analog coaxial cable equalizer in 0.5 μm CMOS
-
G. P. Hartman, K. W. Martin, and A. Mclaren, "Continuous-time adaptive-analog coaxial cable equalizer in 0.5 μm CMOS," in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS), 1999, pp. 97-100.
-
(1999)
Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS)
, pp. 97-100
-
-
Hartman, G.P.1
Martin, K.W.2
Mclaren, A.3
-
16
-
-
0031276992
-
A 200-Msample/s trellis-coded PRML read/write channel with analog adaptive equalizer and digital servo
-
Nov.
-
R. Alini, G. Betti, I. Bietti, G. Bollati, F. Brianti, A. Dati, M. Demicheli, P. Gadducci, S. Mar.ese, E. Marconetti, V. Pisati, M. Zuffada, R. Castello, F. Heydari, P. Gillen, G. Maguire, M. Marrow, S. McDonagh, F. O'Brien, and J. O'Brien, "A 200-Msample/s trellis-coded PRML read/write channel with analog adaptive equalizer and digital servo," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1824-1838, Nov. 1997.
-
(1997)
IEEE J. Solid-state Circuits
, vol.32
, Issue.11
, pp. 1824-1838
-
-
Alini, R.1
Betti, G.2
Bietti, I.3
Bollati, G.4
Brianti, F.5
Dati, A.6
Demicheli, M.7
Gadducci, P.8
Mar.ese, S.9
Marconetti, E.10
Pisati, V.11
Zuffada, M.12
Castello, R.13
Heydari, F.14
Gillen, P.15
Maguire, G.16
Marrow, M.17
McDonagh, S.18
O'Brien, F.19
O'Brien, J.20
more..
-
18
-
-
0141538239
-
A CMOS 3.5 Gb/s continuous-time adaptive cable equalizer with joining adaptation method of low-frequency gain and high-frequency boosting
-
J. Choi, M. Hwang, and D. Jeong, "A CMOS 3.5 Gb/s continuous-time adaptive cable equalizer with joining adaptation method of low-frequency gain and high-frequency boosting," in Symp. VLSI Circuits Dig. Tech. Papers, 2003, pp. 103-106.
-
(2003)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 103-106
-
-
Choi, J.1
Hwang, M.2
Jeong, D.3
-
19
-
-
0038529366
-
A 0.13 μm CMOS 5-Gb/s 10-m 28 AWG cable transceiver with no-feedback-loop continuous-time post-equalizer
-
May
-
Y. Kudoh, M. Fukaishi, and M. Mizuno, "A 0.13 μm CMOS 5-Gb/s 10-m 28 AWG cable transceiver with no-feedback-loop continuous-time post-equalizer," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 741-746, May 2003.
-
(2003)
IEEE J. Solid-state Circuits
, vol.38
, Issue.5
, pp. 741-746
-
-
Kudoh, Y.1
Fukaishi, M.2
Mizuno, M.3
-
21
-
-
0038645441
-
Differential 4-tap and 7-tap transverse filters in SiGe for 10 Gb/s multimode fiber optic link equalization
-
H. Wu, J. Tierno, P. Pepeljugoski, J. Schaub, S. Gowda, J. Kash, and A. Hajimira, "Differential 4-tap and 7-tap transverse filters in SiGe for 10 Gb/s multimode fiber optic link equalization," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 180-181.
-
(2003)
IEEE Int. Solid-state Circuits Conf. (ISSCC) Dig. Tech. Papers
, pp. 180-181
-
-
Wu, H.1
Tierno, J.2
Pepeljugoski, P.3
Schaub, J.4
Gowda, S.5
Kash, J.6
Hajimira, A.7
-
23
-
-
0022435636
-
Adaptive equalization
-
Sep.
-
S. Qureshi, "Adaptive equalization," Proc. IEEE, vol. 73, no. 9, pp. 1349-1387, Sep. 1985.
-
(1985)
Proc. IEEE
, vol.73
, Issue.9
, pp. 1349-1387
-
-
Qureshi, S.1
-
24
-
-
0023362199
-
A 4-MHz CMOS continuous-time filter with on-chip automatic tuning
-
Jun.
-
F. Krummenacher and N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 23, no. 3, pp. 750-758, Jun. 1988.
-
(1988)
IEEE J. Solid-state Circuits
, vol.23
, Issue.3
, pp. 750-758
-
-
Krummenacher, F.1
Joehl, N.2
-
28
-
-
0036292674
-
A high speed low-noise equalization technique with improved bit error rate
-
May
-
X. Lin, J. Liu, and J. Fonseka, "A high speed low-noise equalization technique with improved bit error rate," in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS), vol. 2, May 2002, pp. 564-567.
-
(2002)
Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS)
, vol.2
, pp. 564-567
-
-
Lin, X.1
Liu, J.2
Fonseka, J.3
|