A 160-MHz analog equalizer for magnetic disk read channels

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 11, 1997, Pages 1839-1849

  Kiriaki, Sami ^b,c,d   Viswanathan, T Lakshmi ^b,e,f,g,h,i   Feygin, Gennady ^b,j,k,l   Staszewski, Bogdan ^b   Pierson, Richard ^a,b   Krenik, Bill ^b   De Wit, Michiel ^b   Nagaraj, Krishnaswamy ^a,b  

^a IEEE

^b TEXAS INSTRUMENTS   (United States)

^c UNIVERSITY OF RHODE ISLAND   (United States)

^d Hard Disk Drive Group   (United States)

^e UNIVERSITY OF MYSORE   (India)

^f INDIAN INSTITUTE OF SCIENCE   (India)

^g INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

^h WILFRID LAURIER UNIVERSITY   (Canada)

ⁱ LUCENT TECHNOLOGIES   (United States)

^j UNIVERSITY OF ALBERTA   (Canada)

^k UNIVERSITY OF TORONTO   (Canada)

^l Amdahl Communications Ltd

more..

Author keywords

Adaptive; Direct form FIR; Equalizer; FIR; LMS; Sample and hold; Sign sign LMS

Indexed keywords

ALGORITHMS; CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; ELECTRIC POWER SUPPLIES TO APPARATUS; MAGNETIC DISK STORAGE; SPURIOUS SIGNAL NOISE;

ADAPTIVE ANALOG EQUALIZERS; CLOCK JITTER; CLOCK RECOVERY LOOP; SAMPLE AND HOLD CIRCUIT;

EQUALIZERS;

EID: 0031270433     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.641708     Document Type: Article

References (19)

1. R. G. Yamasaki et al., "A 72 Mb/S PRML disk drive channel chip with an analog sampled data signal processor," in Dig. Tech. Papers ISSCC, Feb. 1994, pp. 278-279.
2. J. Sonntag et al., "A high speed, low power PRML read channel device," IEEE Trans. Magn., vol. 31, pp. 1186-1195, Mar. 1995.
3. K. Parsi et al., "A PRML read/write channel IC using analog signal (processing for 200 Mb/s HDD," IEEE J. Solid-State Circuits, vol. 31, pp. 1817-1830, Nov. 1996.
4. R. Gomez, M. Rofugaran, and A. A. Abidi, "A discrete-time analog signal processor for disk read channels," in Dig. Tech. Papers ISSCC, Feb. 1993, pp. 212-213.
5. G. T. Uehara et al., "A 50 MHz 70 mW 8-tap adaptive equalizer/Viterbi sequence detector in 1.2 μm CMOS," in Dig. Tech. Papers CICC, May 1994, pp. 51-54.
6. B. C. Rothenberg, S. H. Lewis, and P. Hurst, "A 20 M sample/s switched-capacitor finite-impulse-response filter in 2 μm CMOS," in Dig. Tech. Papers ISSCC, Feb. 1995, pp. 210-211.
7. S. Lyle et al., "An analog discrete-time transversal filter in 2.0 μm CMOS," in Conf. Rec. Twenty-Sixth Asilomar Conf. Signals, Systems, and Computers, Oct. 1992, vol. 2, pp. 970-974.
8. D. Xu, Y. Song, and G. T. Uehara, "A 200 MHz 9-Tap analog equalizer for magnetic disk read channels in 0.6 μm CMOS," in Dig. Tech. Papers ISSCC, Feb. 1996, pp. 74-75.
9. B. Widrow and M. Hoff, Jr., "Adaptive switching circuits," in IRE WESCON Conv. Rec., 1960, pt. 4, pp. 96-104.
10. J. C. Rudell, "A low-power high-speed digital adaptive equalizer for magnetic disk channels utilizing class IV partial response signalling," Memo. no. UCB/ERL M94/14, Mar. 1994.
11. G. T. Uehara, "Circuit techniques and considerations for implementation of high speed CMOS analog-to-digital interfaces for DSP-based PRML magnetic disk read channels," Memo. no. UCB/ERL M93/96, Aug. 1993.
12. C. S. G. Conroy, D. W. Cline, and P. R. Gray, "A high speed parallel pipelined ADC technique in CMOS," in 1992 Symp. VLSI Circuits Dig. Tech. Papers, June 1992, pp. 96-97.
13. A. Petraglia and S. K. Mitra, "Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Meas., vol. 40, pp. 831-835, Oct. 1991.
14. Y.-C. Jeng, "Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers," IEEE Trans. Instrum. Meas., vol. 37, pp. 245-251, June 1988.
15. K. Poulton, J. J. Corcoran, and T. Homak, "A 1-GHz 6 bit ADC system," IEEE J. Solid-State Circuits, vol. SC-22, pp. 962-970, Dec. 1987.
16. A. Shoval, D. Johns, and M. Snelgrove, "Comparison of DC offset effects in four LMS adaptive algorithms," IEEE Trans. Circuits Syst. II, vol. 42, pp. 176-185, Mar. 1995.
17. P. Vorenkamp and J. P. M. Verdaasdonk, "Fully bipolar, 120-Msample/s 10 b track-and-hold circuit," IEEE J. Solid-State Circuits, vol. 27, pp. 988-992, July 1992.
18. B. Razavi, "Design of sample-and-hold amplifiers for high speed lowvoltage A/D converters," in IEEE 1997 Custom Integrated Circuits Conf., pp. 59-66.
19. T. L. Viswanathan. "CMOS transconductance element," Proc. IEEE, vol. 74, no. 1, Jan. 1986.