A 0.13-μm CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 5, 2003, Pages 741-746

  Kudoh, Yoshiharu ^a   Fukaishi, Muneo ^a   Mizuno, Masayuki ^a  

^a NEC CORPORATION   (Japan)

Author keywords

Amplifier; CMOS; Data transmission; Equalization; Inter symbol interference

Indexed keywords

AMPLIFIERS (ELECTRONIC); BIT ERROR RATE; DATA COMMUNICATION SYSTEMS; GAUSSIAN NOISE (ELECTRONIC); INTERSYMBOL INTERFERENCE; LSI CIRCUITS; PRINTED CIRCUIT BOARDS; SEMICONDUCTOR DEVICE MANUFACTURE; TELECOMMUNICATION CABLES; TRANSCEIVERS; WHITE NOISE;

CABLE TRANSCEIVER; HIGH SPEED ANALOG AMPLIFIERS;

CMOS INTEGRATED CIRCUITS;

EID: 0038529366     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.810029     Document Type: Article

References (8)

1. W. J. Dally and J. Poulton, "Transmitter equalization for 4-Gbps signaling," IEEE Micro, vol. 17, pp. 48-56, Jan.-Feb. 1997.
2. M.-J. E. Lee, W. Dally, and P. Chiang, "A 90-mW 4-Gb/s equalized I/O circuit with input offset cancellation," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2000, pp. 252-253.
3. J. N. Babanezhad, "A 3.3-V analog adaptive line-equalizer for fast Ethernet data connection," in Proc. IEEE Custom Integrated Circuits Conf., 1998, pp. 343-346.
4. K. Gotoh, H. Tamura, H. Takeushi, T. S. Cheung, W. Gai, Y. Koyanagi, R. Schober, R. Sastry, and F. Chen, "A 2B parallel 1.25-Gb/s interconnect I/O interface with self-configurable link and plesiochronous clocking," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1999, pp. 180-181.
5. J.-Y. Sim, Y.-S. Sohn, H.-J. Park, C.-H. Kim, and S.-I. Cho, "840-Mbs CMOS demultiplexed equalizing transceiver for DRAM-to-Processor communication," in VLSI Circuits Symp. Dig. Tech. Papers, 1999, pp. 23-24.
6. K. Tanaka, M. Fukaishi, M. Takeuchi, N. Yoshida, K. Minami, K. Yamaguchi, H. Uchida, Y. Morishita, T. Sakamoto, T. Kaneko, M. Soda, M. Kurisu, and T. Saeki, "A 100-Gb/s transceiver with GND-VDD common-mode receiver and flexible multi-channel aligner," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 1, 2002, pp. 264-265.
7. O. Shoaei, A. Shoval, and R. Leonowich, "A 3-V low-power 0.25-μm CMOS 100-Mb/s receiver for fast Ethernet," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2000, pp. 308-309.
8. P. Amini and O. Shoaei, "A low-power Gigabit Ethernet analog equalizer," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 2001, pp. 176-179.