True crosstalk aware incremental placement with noise map

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 402-409

  Ren, Haoxing ^a   Pan, David Z ^b   Villarrubia, Paul G ^a  

^a IBM   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER INSERTION; COUPLING CAPACITANCE; NOISE MAP; NOISE MITIGATION; ROUTING CONGESTION;

CAPACITANCE; PARAMETER ESTIMATION; QUADRATIC PROGRAMMING; ROUTERS; SIGNAL PROCESSING; SYSTEM STABILITY;

CROSSTALK;

EID: 16244377466     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. J. Lou and W. Chen, "Crosstalk-aware placement," IEEE Design & Test of Computers, pp. 24-32, Jan. 2004.
2. J. Cong, D. Z. Pan, and P. V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," in Proc. Asia and South Pacific Design Automation Conf., Jan. 2001.
3. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2003, http://public.itrs.net/.
4. I. H. R. Jiang, Y. W. Chang, and J. Y. Jou, "Crosstalk driven interconnect optimization by simultaneous gate and wire sizing," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 999-1010, Sept. 2000.
5. T. Xiao and M. Marek-Sadowska, "Gate sizing to eliminate crosstalk induced timing violation," in Proc. IEEE Int. Conf. on Computer Design, pp. 186-191, 2001.
6. C. J. Alpert, A. Devgan, and S. T. Quay, "Buffer insertion for noise and delay optimization," in Proc. Design Automation Conf., pp. 362-367, 1998.
7. C.-P. Chen and N. Menezes, "Noise-aware repeater insertion and wire sizing for on-chp interconnect using hierarchical moment-matching," in Proc. Design Automation Conf., pp. 502-506, June 1999.
8. U. Brenner and A. Rohe, "An effective congestion driven placement framework," in Proc. Int. Symp. on Physical Design, pp. 6-11, 2002.
9. A. E. Caldwell, A. B. Kahng, and I. L.Markov, "Can recursive bisection alone produce routable, placements?" in Proc. Design Automation Conf., pp. 477-482, 2000.
10. X. Yang, B.-K. Choi, and M. Sarrafzadeh, "Routability-driven white space allocation for fixed-die standard-cell placement," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 410-419, Apr. 2003.
11. M. R. Becer, D. Blaauw, R. Panda, and I. N. Hajj, "Early probabilistic noise estimation for capacitively coupled interconnects," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 337-345, Mar. 2003.
12. A. Odabasioglu, M. Celik, and L. T. Pileggi, "Prima: passive reduced-order interconnect macromodeling algorithm," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 645-653, Aug. 1998.
13. S. N. Adya, I. Markov, and P. Villarrubia, "On whitespace and stability in mixed-size placement and physical synthesis," in Proc. Int. Conf. on Computer Aided Design, pp. 311-318, 2003.
14. C. Chiang, C. K. Wong, and M. Sarrafzadeh, "A weighted steiner tree-based global router with simultaneous length and density minimization," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 1461-1469, Dec. 1994.
15. B. S. Ting and B. N. Tien, "Routing techniques for gate array," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 301-312, Oct. 1983.
16. R. C. C. IV, J. Li, and C. K. Cheng, "A global router with a theoretical bound on the optimal solution," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 208-216, Feb. 1996.
17. T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs," IEEE Trans. on Electron Devices, vol. 40, pp. 118-124, 1993.
18. A. Vittal and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, pp. 290-98, 1997.
19. H. Kawaguchi and T. Sakurai, "delay and noise formulas for capacitively coupled distributed RC lines," in Proc. Asia and South Pacific Design Automation Conf, pp. 35-43, Jan. 1998.
20. A. Devgan, "Efficient coupled noise estimation for on-chip interconnects," in Proc. Int. Conf. on Computer Aided Design, pp. 147-153, Nov. 1997.
21. A. Vittal, L. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, "Crosstalk in VLSI interconnections," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 2, pp. 1817-24, 1999.
22. A. B. Kahng, S. Muddu, and D. Vidhani, "Noise and delay uncertainty studies for coupled re interconnects," in IEEE International ASIC/SOC Conference, pp. 3-8, 1999.
23. C. J. Alpert, G.-J. Nam, and P. G. Villarrubia, "Effective free space management for cut-based placement via analytical constraint generation," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 1343-1353, Oct. 2003.
24. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. Design Automation Conf, pp. 269-274, 1998.
25. M. Wang, X. Yang, and M. Sarrafzadeh, "Dragon2000: Standard-cell placement tool for large industry circuits," in Proc. Int. Conf. on Computer Aided Design, pp. 260-263, 2000.
26. P. Villarrubia, G. Nusbaum, R. Masleid, and P. T. Patel, "IBM RISC chip design methodology," in Proc. IEEE Int. Conf on Computer Design, pp. 143-147, 1989.