Crosstalk-Aware Placement

IEEE Design and Test of Computers

Volumn 21, Issue 1, 2004, Pages 24-32

  Lou, Jinan ^a   Chen, Wei ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CROSS-COUPLING CAPACITANCE; INTERCONNECTS; SPANNING TREES;

ALGORITHMS; CAPACITANCE; CONGESTION CONTROL (COMMUNICATION); COUPLED CIRCUITS; ELECTRIC NETWORK ANALYSIS; OPTIMIZATION; PROBABILISTIC LOGICS; ROUTERS; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DEVICE MODELS; SIGNAL DISTORTION; SIGNAL FILTERING AND PREDICTION; SIGNAL THEORY; TIMING CIRCUITS; TREES (MATHEMATICS);

CROSSTALK;

EID: 1342323868     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2004.1261847     Document Type: Article

References (12)

1. J. Cong, D.Z. Pan, and P.V. Srinivas, "Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization," Proc. Asian and South Pacific Design Automation Conf. (ASP-DAC 01), IEEE Press, 2001, pp. 373-378.
2. C.J. Alpert, A. Devgan, and S.T. Quay, "Buffer Insertion for Noise and Delay Optimization," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 11, Nov. 1999, pp. 479-484.
3. A.B. Kahng, S. Muddu, and E. Sarto, "Interconnect Optimization Strategies for High-Performance VLSI Designs," Proc. 12th Int'l Conf. VLSI Design, IEEE CS Press, 1999, pp. 464-469.
4. A. Vittal and M. Marek-Sadowska, "Crosstalk Reduction for VLSI," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 3, Mar. 1997, pp. 290-298.
5. J. Lou and W. Chen, "Cross-Talk Driven Placement," Proc. Asian and South Pacific Design Automation Conf. (ASP-DAC 03), IEEE Press, 2003, pp. 735-740.
6. J. Lou et al., "Estimating Routing Congestion Using Probabilistic Analysis," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 1, Jan. 2002, pp. 32-41.
7. M. Wang and M. Sarrafzadeh, "On the Behavior of Congestion Minimization during Placement," Proc. Int'l Symp. Physical Design (ISPD 99), ACM Press, 1999, pp. 145-150.
8. T. Sakurai, "Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSIs," IEEE Trans. Electron Devices, vol. 40, no.1, Jan. 1993, pp. 118-124.
9. U. Brenner and A. Rohe, "An Effective Congestion Driven Placement Framework," Proc. Int'l Symp. Physical Design (ISPD 02), ACM Press, 2002, pp. 6-11.
10. J.M. Kleinhans et al., "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 3, Mar. 1991, pp. 356-365.
11. A. Papoulis, Probability, Random Variables, and Stochastic Processes, McGraw-Hill, 2001.
12. C.J. Alpert, G. Nam, and P.G. Villarrubia, "Free Space Management for Cut-Based Placement," Proc. Int'l Conf. Computer-Aided Design (ICCAD 02), ACM Press, 2002, pp. 746-751.