-
2
-
-
0034839435
-
Power and Energy Reduction Via Pipeline Balancing
-
Göteberg, Sweden, June-July
-
R. Bahar and S. Manne. Power and Energy Reduction Via Pipeline Balancing. In International Symposium on Computer Architecture, pages 218-229, Göteberg, Sweden, June-July 2001.
-
(2001)
International Symposium on Computer Architecture
, pp. 218-229
-
-
Bahar, R.1
Manne, S.2
-
3
-
-
0034461413
-
Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures
-
Monterey, CA, December
-
R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. In International Symposium on Microarchitecture, pages 245-257, Monterey, CA, December 2000.
-
(2000)
International Symposium on Microarchitecture
, pp. 245-257
-
-
Balasubramonian, R.1
Albonesi, D.2
Buyuktosunoglu, A.3
Dwarkadas, S.4
-
4
-
-
0033719421
-
Wattch: A Framework for Architectural-Level Power Analysis and Optimizations
-
Göteberg, Sweden, June-July
-
D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In International Symposium on Computer Architecture, pages 83-94, Göteberg, Sweden, June-July 2001.
-
(2001)
International Symposium on Computer Architecture
, pp. 83-94
-
-
Brooks, D.1
Tiwari, V.2
Martonosi, M.3
-
7
-
-
0036398350
-
Applying Decay Strategies to Branch Predictors for Leakage Energy Savings
-
Freiburg, Germany, September
-
Z. Hu, P. Juang, K. Skadron, D. Clark, and M. Martonosi. Applying Decay Strategies to Branch Predictors for Leakage Energy Savings. In International Conference on Computer Design, pages 442-445, Freiburg, Germany, September 2002.
-
(2002)
International Conference on Computer Design
, pp. 442-445
-
-
Hu, Z.1
Juang, P.2
Skadron, K.3
Clark, D.4
Martonosi, M.5
-
8
-
-
0038346237
-
Positional Adaptation of Processors: Application to Energy Reduction
-
San Diego, CA, June
-
M. Huang, J. Renau, and J. Torrellas. Positional Adaptation of Processors: Application to Energy Reduction. In International Symposium on Computer Architecture, San Diego, CA, June 2003.
-
(2003)
International Symposium on Computer Architecture
-
-
Huang, M.1
Renau, J.2
Torrellas, J.3
-
10
-
-
0031594012
-
Pipeline Gating: Speculation Control for Energy Reduction
-
Barcelona, Spain, June-July
-
S. Manne, A. Klauser, and D. Grunwald. Pipeline Gating: Speculation Control for Energy Reduction. In International Symposium on Computer Architecture, pages 132-141, Barcelona, Spain, June-July 1998.
-
(1998)
International Symposium on Computer Architecture
, pp. 132-141
-
-
Manne, S.1
Klauser, A.2
Grunwald, D.3
-
11
-
-
84949743030
-
Power Issues Related to Branch Prediction
-
Cambridge, MA, February
-
D. Parikh, K. Skadron, Y. Zhang, M. Barcella, and M. Stan. Power Issues Related to Branch Prediction. In International Symposium on High-Performance Computer Architecture, pages 233-244, Cambridge, MA, February 2002.
-
(2002)
International Symposium on High-performance Computer Architecture
, pp. 233-244
-
-
Parikh, D.1
Skadron, K.2
Zhang, Y.3
Barcella, M.4
Stan, M.5
-
12
-
-
0030149507
-
CACTI: An Enhanced Cache Access and Cycle Time Model
-
May
-
N. Jouppi S. Wilton. CACTI: an Enhanced Cache Access and Cycle Time Model. IEEE Journal of Solid-State Circuits, 31(5):677-688, May 1996.
-
(1996)
IEEE Journal of Solid-state Circuits
, vol.31
, Issue.5
, pp. 677-688
-
-
Jouppi, N.1
Wilton, S.2
-
13
-
-
0036290739
-
Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor
-
Anchorage. AK, May
-
A. Seznec, S. Felix, V. Krishnan, and Y. Sazeides. Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor. In International Symposium on Computer Architecture, pages 296-306, Anchorage. AK, May 2002.
-
(2002)
International Symposium on Computer Architecture
, pp. 296-306
-
-
Seznec, A.1
Felix, S.2
Krishnan, V.3
Sazeides, Y.4
-
14
-
-
0009554764
-
De-aliased Hybrid Branch Predictors
-
Institut National de Recherche en Informatique et en Automatique (INRIA), February
-
A. Seznec and P. Michaud. De-aliased Hybrid Branch Predictors. Technical Report No. 3618, Institut National de Recherche en Informatique et en Automatique (INRIA), February 1999.
-
(1999)
Technical Report No. 3618
, vol.3618
-
-
Seznec, A.1
Michaud, P.2
-
15
-
-
0034825598
-
An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches
-
Nuevo Leone, Mexico, January
-
S. Yang, M. Powell, B. Falsafi, K. Roy, and T. Vijaykumar. An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. In International Symposium on High-Performance Computer Architecture, pages 147-157, Nuevo Leone, Mexico, January 2001.
-
(2001)
International Symposium on High-performance Computer Architecture
, pp. 147-157
-
-
Yang, S.1
Powell, M.2
Falsafi, B.3
Roy, K.4
Vijaykumar, T.5
-
16
-
-
0030129806
-
The MIPS R10000 Superscalar Microprocessor
-
April
-
K. C. Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, 6(2):28-40, April 1996.
-
(1996)
IEEE Micro
, vol.6
, Issue.2
, pp. 28-40
-
-
Yeager, K.C.1
|