A prototype processing-in-memory (PIM) chip for the data-intensive architecture (DIVA) system

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 40, Issue 1, 2005, Pages 73-84

  Draper, Jaffrey ^a   Barrett, J ^a   Sondeen, Jeff ^a   Mediratta, Sumit ^a   Kang, Chang ^a   Kim, Ihn ^a   Daglikoca, Gokhan ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Memory bandwidth; Memory wall; Processing in memory

Indexed keywords

BANDWIDTH; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; GENERAL PURPOSE COMPUTERS; INTERCONNECTION NETWORKS; MULTIMEDIA SYSTEMS;

DATA-INTENSIVE ARCHITECTURE (DIVA) SYSTEMS; MEMORY BANDWIDTH; MEMORY WALL; PROCESSING-IN-MEMORY (PIM) CHIPS;

MICROPROCESSOR CHIPS;

EID: 14844342657     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11265-005-4939-1     Document Type: Conference Paper

References (28)

1. D. Burger, J. Goodman, and A. Kagi, "Memory Bandwidth Limitations of Future Microprocessors, " in Proceedings of the 23rd International Symposium on Computer Architecture, May 1996.
2. S. Iyer and H. Kalter, "Embedded DRAM Technology, " IEEE Spectrum, April 1999, pp. 56-64.
3. P. Ranganathan, S. Adve, and N. Jouppi, "Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions, " in Proceedings of the International Symposium on Computer Architecture, May 1999.
4. J.B. Carter et al., "Impulse: Building a Smarter Memory Controller, " in Proceedings of the Fifth International Symposium on High Performance Computer Architecture, Jan. 1999, pp. 70-79.
5. T. von Eicken, D. Culler, S.C. Goldstein, and K. Schauser, "Active Messages: A Mechanism for Integrated Communication and Computation, " Proceedings of the 19th International Symposium on Computer Architecture, May 1992.
6. C. Kang and J. Draper, "A Fast, Simple Router for the Data-Intensive Architecture (DIVA) System, " in Proceedings of the IEEE Midwest Symposium on Circuits and Systems, Aug. 2000.
7. J. Draper et al., "The Architecture of the DIVA Processing-in-Memory Chip, " in Proceedings of the International Conference on Supercomputing, June 2002, pp. 14-25.
8. Mary Hall et al., "Mapping Irregular Application to DIVA, a PIM-based Data-Intensive Architecture, " Supercomputing, Nov. 1999.
9. M. Hall and C. Steele, "Memory Management in a PIM-Based Architecture, " in Proceedings of the Workshop on Intelligent Memory Systems, Oct. 2000.
10. JEDEC, "JEDEC, " http://www.jedec.org
11. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 2nd edn., Morgan Kaufman, 1996.
12. R. Lee et al., "Subword Parallelism with MAX-2, " IEEE Micro, Aug. 1996, pp. 51-59.
13. AltiVec, "AltiVec Technology, " http://www.altivec.org
14. J. Draper et al., "Implementation of a 32-bit RISC Processor for the Data-Intensive Architecture Processing-In-Memory Chip, " in Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, July 2002, pp. 163-172.
15. J. Draper, J. Sondeen, and C. Kang, "Implementation of a 256-bit WideWord Processor for the Data-Intensive Architecture (DIVA) Processing-In-Memory (PIM) Chip, " in Proceedings of the 28th European Solid-State Circuit Conference, Sept. 2002, pp. 77-80.
16. IBM, "Blue Gene, " http://researchweb.watson.ibm.com/bluegene/.
17. P. Kogge, "The EXECUBE Approach to Massively Parallel Processing, " in Proceedings of the International Conference on Parallel Processing, Aug. 1994.
18. A. Saulsbury, F. Pong, and A. Nowatzyk, "Missing the Memory Wall: The Case for Processor/Memory Integration, " in Proceedings of the International Symposium on Computer Architecture, May 1996.
19. T. Sterling, "An Introduction to the Gilgamesh PIM Architecture, " Euro-Par, 2001, pp. 16-32.
20. D. Elliott et al., "Computational RAM: Implementing Processors in Memory, " IEEE Design and Test of Computers, January-March 1999, pp. 32-41.
21. M. Gokhale, B. Holmes, and K. Iobst, "Processing In Memory: the Terasys Massively Parallel PIM Array, " IEEE Computer, April 1995, pp. 23-31.
22. C. Kozyrakis et al., "Hardware/Compiler Co-development for an Embedded Media Processor, " in Proceedings of the IEEE, Nov. 2001, pp. 1694-1709.
23. J. Babb et al., "Parallelizing Applications into Silicon, " in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1999.
24. Y. Kang et al., "FlexRAM: Toward an Advanced Intelligent Memory System, " in Proceedings of the IEEE International Conference on Computer Design, Oct. 1999.
25. M. Oskin, F.T. Chong, and T. Sherwood, "Active Pages: A Model of Computation for Intelligent Memory, " in Proceedings of the International Symposium on Computer Architecture, June 1998.
26. J. Brockman et al., "Microservers: A New Memory Semantics for Massively Parallel Computing, " in Proceedings of the International Conference on Supercomputing, June 1999, pp. 454-463.
27. S. Larsen and S. Amarasinghe, "Exploiting Superword-Level Parallelism with Multimedia Instruction Sets, " in Proceedings of the ACM Conference on Programming Languages Design and Implementation, 2000.
28. J. Chame, M. Hall, and J. Shin, "Code Transformations for Exploiting Bandwidth in PIM-Based Systems, " in Proceedings of the ISCA Workshop on Solving the Memory Wall Problem, June 2000.