Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral purity

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2002, Pages

  Langlois, J M P ^a   Al Khalili, D ^a  

^a ROYAL MILITARY COLLEGE OF CANADA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS; PIECEWISE LINEAR TECHNIQUES; ROM; WIRELESS TELECOMMUNICATION SYSTEMS;

DIRECT DIGITAL FREQUENCY SYNTHESIZER; FREQUENCY CONTROL WORD; LOOK UP TABLE; NYQUIST FREQUENCY; PHASE TO PHASE AMPLITUDE CONVERTER; SPECTRAL PURITY;

FREQUENCY SYNTHESIZERS;

EID: 0036294691     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. A digital frequency synthesizer
2. Multiplier-less direct digital frequency synthesizer
3. Spurious signals in direct digital frequency synthesizers due to the phase truncation
4. ROM size reduction with low processing cost for direct digital frequency synthesis
5. Digital sine conversion circuit for use in direct digital synthesizers
6. High resolution phase to sine amplitude conversion
7. Low-power direct digital frequency synthesis for wireless communications
8. A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation
9. Direct digital frequency synthesizer architecture based on Chebyshev approximation
10. Pipeline direct digital frequency synthesiser using decomposition method
11. The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects
12. AD9732 data sheet, rev. A