A 300-MHz quadrature direct digital synthesizer/mixer in 0.25-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 6, 2003, Pages 875-887

  Torosyan, Arthur ^a,b   Fu, Dengwei ^a,c   Willson Jr , Alan N ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Pentomics Inc   (United States)

^c NVIDIA   (United States)

Author keywords

Angle rotator; Digital downconverter; Digital mixer; Digital synthesizer; Digital tuner; Digital upconverter; Direct digital frequency synthesizer; Downconverter; Mixer; Modulator; Quadrature modulator; Tuner; Upconverter

Indexed keywords

BANDWIDTH; FREQUENCY MULTIPLYING CIRCUITS; FREQUENCY SYNTHESIZERS; MIXER CIRCUITS; TUNING;

DIGITAL SYNTHESIZERS;

CMOS INTEGRATED CIRCUITS;

EID: 0037704386     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.811877     Document Type: Article

References (23)

1. A. Torosyan, D. Fu, and A. N. Willson, Jr., "A 300-MHz quadrature direct digital synthesizer/mixer in 0.25-μm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf., vol. 1, 2002, pp. 132-133.
2. J. Tierney, C. M. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. AU-19, pp. 48-56, Mar. 1971.
3. A. Madisetti, A. Kwentus, and A. N. Willson, Jr., "A 100-MHz 16-b direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEE J. Solid-State Circuits, vol. 34, pp. 1034-1043, Aug. 1999.
4. D. DeCaro, E. Napoli, and A. G. M. Strollo, "Direct digital frequency synthesizers using high-order polynomial approximation," in Proc. IEEE Int. Solid-State Circuits Conf., vol. 1, 2002, pp. 134-135.
5. A. Bellaouar, M. S. O'brecht, A. M. Fahim, and M. I. Elmasry, "Low-power direct digital frequency synthesis for wireless communications," IEEE J. Solid-State Circuits, vol. 35, pp. 385-390, Mar. 2000.
6. F. Curticapean, K. I. Palomaki, and J. Niittylahti, "Direct digital frequency synthesizer with high memory compression ratio," Electron. Lett., vol. 37, no. 21, pp. 1275-1276, Oct. 2001.
7. Y. Song and B. Kim, "A 16-b quadrature direct digital frequency synthesizer using interpolative angle rotation algorithm," in Proc. Symp. VLSI Circuits, 2002, pp. 146-147.
8. A. M. Eltawil and B. Daneshrad, "Interpolation based direct digital frequency synthesis for wireless communications," in Proc. IEEE Wireless Communication Networking Conf., vol. 1, 2002, pp. 73-77.
9. H. T. Nicholas and H. Samueli, "An analysis of the output spectrum of direct digital frequency synthesizer performance in the presence of finite word length effects," in Proc. 41st Annu. Symp. Frequency Control, 1987, pp. 495-502.
10. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals - Digital lookup tunable sinusoidal oscillators," IEEE Trans. Instrum. Meas., vol. IM-37, pp. 358-362, Sept. 1988.
11. A. Torosyan and A. N. Willson, Jr., "Analysis of the output spectrum for direct digital frequency synthesizers in the presence of phase truncation and finite arithmetic precision," in Proc. 2nd Image and Signal Processing and Analysis Conf., 2001, pp. 458-463.
12. W. H. Press et al., Numerical Recipes in Fortran77, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 1992.
13. L. K. Tan and H. Samueli, "A 200-MHz quadrature frequency synthesizer/mixer in 0.8-μm CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 193-200, Mar. 1995.
14. D. Fu, "Efficient synchronization architectures for multimedia communications," Ph.D. dissertation, Univ. California, Los Angeles, 2000.
15. D. Fu and A. N. Willson, Jr., "A high-speed processor for digital sine/cosine generation and angle rotation," in Proc. 32nd Asilomar Conf. Signals, Systems, and Computers, vol. 1, 1998, pp. 177-181.
16. H. M. Ahmed, "Efficient elementary function generation with multipliers," in Proc. 9th Symp. Computer Arithmetic, 1989, pp. 52-59.
17. S. Wang, V. Piuri, and E. E. Swartzlander, "Hybrid CORDIC algorithms," IEEE Trans. Computers, vol. 46, pp. 1202-1207, Nov. 1997.
18. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," in Proc. IEEE Int. Frequency Control Symp., 1996, pp. 942-950.
19. A. Torosyan and A. N. Willson, Jr., "Analysis of the output spectrum for direct digital frequency synthesizers in the presence of phase truncation and finite arithmetic precision," to be published.
20. A. D. Booth, "A signed binary multiplication technique," Quart. J. Mech. Appl. Math, pt. 2, vol. IV, pp. 236-240, Aug. 1950.
21. J. Sklansky, "Conditional sum addition logic," IRE Trans. Electron. Comput., vol. EC-9, pp. 226-231, June 1960.
22. J. G. Proakis, Digital Communications, 4th ed. New York: McGraw-Hill, 2001.
23. A. Torosyan, "A 300-MHz quadrature digital synthesizer and mixer in 0.25-μm CMOS," M.S. thesis, Univ. California, Los Angeles, 2001.