Segmented sine wave digital-to-analog converters for frequency synthesizer

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 1, Issue , 2001, Pages 520-523

  Jiang, Jiandong ^a   Lee, Edward K F ^a,b  

^a Iowa State University   (United States)

^b SILICON LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BETTER PERFORMANCE; DIE AREA; DIGITAL-TO-ANALOG CONVERTERS; DIRECT DIGITAL FREQUENCY SYNTHESIZER; LOOKUP TABLE APPROACHES; OPTIMIZED SEGMENTATION; ROM-LESS; SINE-WAVE;

DIGITAL TO ANALOG CONVERSION; ANALOG TO DIGITAL CONVERSION;

FREQUENCY SYNTHESIZERS; OPTIMIZATION; ROM; TABLE LOOKUP;

DIRECT DIGITAL FREQUENCY SYNTHESIZERS (DDFS); POWER DISSIPATION;

EID: 0035005423     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.921907     Document Type: Conference Paper

References (5)

1. th ESSCIRC, pp. 348-351, 1998.
2. S. Mortezapour and E. Lee, "Design of Low-Power ROM-Less Direct Digital Frequency Synthesizer Using Nonlinear Digital-to-Analog Converter", IEEE J. Solid-Stale Circuits, vol. 34, no. 10, pp. 1350-1359, 1999. (Pubitemid 30524502)
3. 2", IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948-1958, 1998. (Pubitemid 128568593)
4. P. Holloway, "A Trimless 16-bit Digital Potentiometer", IEEE Intl. Solid-State Circuits Conf., pp. 66-67, February 1984.
5. J. W. Yang and K. W. Martin", High-Resolution Low-Power CMOS D/A Converter", IEEE J. Solid-State Circuits, vol. 24, no. 3, pp. l458-1461, 1989.