Tutorial on magnetic tunnel junction magnetoresistive random-access memory

Records of the IEEE International Workshop on Memory Technology, Design and Testing

Volumn , Issue , 2004, Pages 46-51

  Cockburn, Bruce F ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL MEMORIES; MAGNETORESISTIVE EFFECTS; MONOLITHIC MAGNETIC BUBBLE MEMORY; SEMICONDUCTOR MEMORY;

CMOS INTEGRATED CIRCUITS; DYNAMIC RANDOM ACCESS STORAGE; FLASH MEMORY; MAGNETIC FIELDS; MAGNETIC HYSTERESIS; MICROPROCESSOR CHIPS; NETWORKS (CIRCUITS); POLYSILICON;

RANDOM ACCESS STORAGE;

EID: 10044227343     PISSN: 10874852     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MTDT.2004.1327983     Document Type: Conference Paper

References (43)

1. M. N. Baibich et al., "Giant Magnetoresistance of (001)Fe/(001)Cr Magnetic Superlattices," Phys. Rev. Lett., v. 61, pp. 2472, 1988.
2. C. M. Christensen, The Innovators Dilemma: When New Technologies Cause Great Firms to Fail, Harvard Business School Press, Boston, MA, 1997.
3. P. Clarke, "Infineon, IBM hone magnetic RAM strategy," EE Times, Apr. 17, 2001.
4. M. Clendenin, "Taiwan company seeking MRAM foundry partner," EE Times, May 24, 2001.
5. M. Clendenin, "Samsung eases into the MRAM memory race," EE Times, Feb. 11, 2003.
6. M. Clendenin, "TSMC teams with government on MRAM development," EE Times, Mar. 24, 2002.
7. T. Costlow, "MRAM pioneer hopes MRAMs set for liftoff," EE Times, Sept. 6, 2001.
8. Cypress Semiconductor Corp., "32K × 8 Magnetic Nonvolatile CMOS RAM," Preliminary datasheet for the CY9C62256, June 21, 2002.
9. J. M. Daughton, "Magnetoresistive Random Access Memory (MRAM)," white paper, NVE Corp., Feb. 4, 2000.
10. J. M. Daughton, "Advanced MRAM Concepts," white paper published by NVE Corp., Feb. 7, 2001.
11. J. M. Daughton et al., "Spin Dependent Tunneling Memory," U.S. Patent 6,349,053 B1, Feb. 19, 2002.
12. J. DeBrosse et al., "A High-Speed 128-kb MRAM Core for Future Universal Memory Applications," IEEE JSSC, vol. 39, no. 4, Apr. 2004, pp. 678-683.
13. M. Durlam et al., "A low power 1Mbit MRAM based on 1T1MTJ bit cell integrated with Copper Interconnects," IEEE Symp. VLSI Circuits, June 10-14, 2002, Honolulu, pp. 158-161.
14. M. Durlam et al., "A 1-Mbit MRAM Based on 1T1MTJ Bit Cell Integrated With Copper Interconnects," IEEE JSSC, vol. 38, no. 5, May 2003, pp. 769-773.
15. B. N. Engel et al., "The Science and Technology of Magnetoresistive Tunneling Memory," IEEE Trans. Nanotechnology, vol. 1, no. 1, Mar. 2002, pp. 32-38.
16. B. N. Engel et al., "Magnetoresistive Random Access Memory for Improved Scalability," U.S. Pat. 6,531,732 B1, Mar. 11, 2003.
17. G. B. Granley and A. T. Hurst, "Projected applications, status and plans for Honeywell high density, performance, nonvolatile memory," IEEE Nonvolatile Memory Technology Conf., June 24-26, 1996, p. 138.
18. Y. Hara, "NEC. Toshiba to develop 256-Mbyte MRAM by 2004," EE Times, Sept. 19, 2002.
19. Y. Hara, "Toshiba proposes double-junction MRAM structure," EE Times, Sept. 19, 2002.
20. B. Hughes, "Magnetoresistive Random Access Memory (MRAM) and Reliability," IEEE Int'l. Integrated Reliability Workshop, Oct. 20-23, 2003, Lake Tahoe, CA, pp. 169-174.
21. IBM Research, The Giant Magnetoresistive Head: A giant leap for IBM research, www.research.ibm.com/research/gmr.html.
22. IBM Press Release, "IBM, Infineon to Advance Revolutionary Memory Technology," Dec. 7, 2000.
23. K. Itoh, VLSI Memory Chip Design, Springer-Verlag, 2001.
24. H. Kaakani, "Radiation Hardened Memory Development at Honeywell," IEEE Aerospace Conference, Mar. 10-17, 2001, Big Sky, MT, vol. 5, pp. 2273-2279.
25. P. Kallender, "IBM says breakthrough will enable commercial MRAMs," EE Times, Dec. 8, 2000.
26. P. K. Naji et al., "A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM," Digest of Papers, IEEE ISSCC 2001, Feb. 4-8, 2001, San Francisco, pp. 122-123.
27. J. Nabas et al., "A 4Mb 0.18μm 1T1MJT Toggle MRAM Memory," IEEE ISSCC 2004, Feb. 15-19, 2004, San Francisco, pp. 44-45.
28. J. Nickel, "Magnetoresistive Overview," Hewlett-Packard Computer Peripherals Laboratory, Report HPL-95-60, June 1995.
29. S. S. P. Parkin, "The magic of magnetic multilayers," IBM J. Res. Develop., vol. 42, no. 1, Jan. 1998, pp. 3-6.
30. G. Prinz, "Magnetoelectronics," Science, vol. 282, no. 5394, Nov. 27, 1998, pp. 1660-1663.
31. B. Prince, Emerging Memories - Technologies and Trends, Kluwer, Norwell, MA, 2002.
32. K. T. M. Ranmuthu et al., "10-35 nanosecond magnetoresistive memories," IEEE Trans. Magnetics, vol. 26, no. 5, Apr. 1990, pp. 2532-2534.
33. K. T. M. Ranmuthu et al., "High Speed (10-20 ns) Non-volatile MRAM with Folded Storage Elements," IEEE Trans. Magnetics, vol. 28, no. 5, Apr. 1992, pp. 2359-2361.
34. L. Savtchenko et al., "Method of Writing to Scalable Magnetoresistive Random Access Memory Element," U.S. Pat. 6,545,906 B1, Apr. 8, 2003.
35. D. D. Tang et al., "An IC Process Compatible Nonvolatile Magnetic RAM," IEDM, Washington, DC, Dec. 10-13, 1995, pp 997-1000.
36. S. Tehrani et al., "High Density Nonvolatile Magnetoresistive RAM," IEDM, San Francisco, Dec. 8-11, 1996, pp. 193-196.
37. S. Tehrani et al., "Progress and Outlook for MRAM Technology," IEEE Trans. Magnetics, vo. 35, no. 5, Sept. 1999, pp. 2814-2819.
38. S. Tehrani et al., "Recent Developments in Magnetic Tunnel Junction MRAM," IEEE Trans. Magnetics, vol. 36, no. 5, Sept. 2000, pp. 2752-2757.
39. S. Tehrani et al., "Magnetoresistive Random Access Memory Using Magnetic Tunnel Junctions," Proc. IEEE, vol. 91, no. 5, May 2003, pp. 703-714.
40. S. A. Wolf et al., "Spintronics: A Spin-Based Electronics Vision for the Future," Science, vol. 294, no. 5546, Nov. 16, 2001, pp. 1488-1495.
41. P. Clarke, "Motorola starts sampling 4-Mbit magnetic RAM," Silicon Strategies, Oct. 27, 2003.
42. P. Clarke, "Altis has 16-Mbit magnetic RAM "coming soon", says CEO," Silicon Strategies, Feb. 17, 2004.
43. M. Lapidus, "Cypress discloses first details of MRAM devices," Silicon Strategies, Apr. 8, 2004.