A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 1, 2004, Pages 87-99

  U, Seng Pan ^a   Martins, Rui P ^a   Franca, J E ^b,c  

^a UNIVERSITY OF MACAU   (Macao)

^b INSTITUTO SUPERIOR TÉCNICO   (Portugal)

^c MIPSABG Chipidea Lda Portugal   (Portugal)

Author keywords

Autozeroing; Bandpass; CMOS analog integrated circuits; Direct digital synthesis; Filters; Frequency translated filtering; Interpolation; Multirate signal processing; Sampled data circuits; Signal sampling reconstruction; Switched capacitor filters

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; FIR FILTERS; FREQUENCY RESPONSE; INTERPOLATION; OPERATIONAL AMPLIFIERS; SIGNAL TO NOISE RATIO;

AUTOZEROING; BANDPASS INTERPOLATING FILTER; CONTINUOUS TIME SMOOTHING FILTER; DIRECT DIGITAL FREQUENCY SYNTHESIS;

BANDPASS FILTERS;

EID: 0742319368     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.820855     Document Type: Article

References (21)

1. A. Nagari and G. Nicollini, "A 3-V 10-MHz pseudo-differential SC bandpass filter using gain enhancement replica amplifier." IEEE J. Solid-State Circuits, vol. 33, pp. 626-630, Apr. 1998.
2. U. K. Moon, "CMOS high-frequency switched-capacitor filters for telecommunication applications," IEEE J. Solid-State Circuits, vol. 35, pp. 212-219, Feb. 2000.
3. A. Baschirotto, F. Severi, and R. Castello, "A 200-MS/s 10-mW switched-capacitor filter in 0.5-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, pp. 1215-1219, Aug. 2000.
4. P. J. Quinn, K. V. Hartingsveldt, and A. H. M. V. Roermund, "A 10.7-MHz CMOS SC radio IF filter using orthogonadal hardware modulation," IEEE J. Solid-State Circuits, vol. 35, pp. 1865-1876, Dec. 2000.
5. S. K. Berg, P. J. Hurst, and S. H. Lewis, "An 80-M sample/s video switched-capacitor filter using a parallel biquadratic structure," IEEE J. Solid-State Circuits, vol. 30, pp. 898-905, Aug. 1995.
6. G. T. Uehara and P. R. Gray, "A 100-MHz A/D interface for PRMAL magnetic disk read channels," IEEE J. Solid-State Circuits, vol. 29, pp. 1606-1613, Dec. 1994.
7. R. F. Neves and J. E. Franca, "Design of a wideband 37.5-MHz switched-capacitor bandpass filter with 100 MSample/s input sampling and frequency downconversion in 0.8-μm CMOS," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sept. 2000, pp. 248-251.
8. F. A. P. Barúqui, A. Petraglia, and J. E. Franca, "A 48-16-MHz CMOS SC decimation filter," IEEE J. Solid-State Circuits, vol. 37, pp. 1282-1289, Oct. 2002.
9. J. E. Franca, A Petraglia, and S. K. Mitra, "Multirate analog-digital systems for signal processing and conversion," Proc. IEEE, vol. 85, pp. 242-262, Feb. 1997.
10. J. E. Franca and D. G. Haigh, "Design and applications of single-path frequency-translated switched-capacitor systems," IEEE Trans. Circuits Syst., vol. 35, pp. 394-408, Apr. 1988.
11. D. H. Shen, C.-M. Hwang, B. B. Lusignan, and B. A. Wooley, "A 900-MHz RF front-end with integrated discrete-time filtering," IEEE J. Solid-State Circuits, vol. 31, pp. 1945-1954, Dec. 1996.
12. Y.-H. Chen, J.-C. Bor, and P.-C. Huang, "A 2.5-V CMOS switched-capacitor channel-select filter with image rejection and automatic gain control," in IEEE RFIC Symp. Dig. Papers, 2001, pp. 111-114.
13. S.-P. U, R. P. Martins, and J. E. Franca, "Improved switched-capacitor interpolators with reduced sample-and-hold effect," IEEE Trans. Circuits Syst. II, vol. 47, pp. 665-684, Aug. 2000.
14. B. Baggini et al., "Integrated digital modulator and analog front-end for GSM digital cellular mobile radio system," in Proc. IEEE Custom Integrated Circuits Conf., 1991, pp. 7.6/1-7.6/4.
15. C. S. Wong, "A 3-V GSM baseband transmitter," IEEE J. Solid-State Circuits, vol. 34, pp. 725-730, May 1999.
16. S.-P. U, R. P. Martins, and J. E. Franca, A 2.5 V, 57 MHz, 15-tap SC bandpass interpolating filter with 320 MHz output sampling rate in 0.35-μm CMOS in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 380-382.
17. R. P. Martins, J. E. Franca, and F. Maloberti, "An optimum CMOS switched-capacitor antialising decimating filter," IEEE J. Solid-State Circuits, vol. 28, pp. 962-970, Sept. 1993.
18. S.-P. U, "Multirate switched-capacitor interpolation techniques for very high-frequency analog front-end filtering." Ph.D. dissertation, University of Macau and Instituto Superior Técnico, Universidade Técnica de Lisboa, 2002.
19. S.-P. U, R. P. Martins, and J. E. Franca "Design and analysis of low output-jitter clock generation for time-interleaved sampled-data systems," in Proc. IEEE Int. Symp. Circuits and Systems, May 2002. pp. 441-444.
20. S.-P. U, S.-W. Sin, and R. P. Martins, "Spectra analysis of nonuniformly holding signals for time-interleaved systems with timing mismatches," in Proc. IEEE Instrumentation and Measurement Technology Conf. (IMTC), May 2003, pp. 1298-1301.
21. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: Fundamental and high-speed waveform digitizers," IEEE Trans. Instrum. Measur., vol. 37, pp. 245-251, June 1988.