Moment-Based Power Estimation in Very Deep Submicron Technologies

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 107-112

  Garcia Ortiz, Alberto ^a   Kabulepa, Lukusa ^a   Murgan, Tudor ^a   Glesner, Manfred ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; ENERGY DISSIPATION; GATES (TRANSISTOR); LEAKAGE CURRENTS; MONTE CARLO METHODS; POLYNOMIALS; PROBABILITY DISTRIBUTIONS; STATISTICAL METHODS;

BIT LEVEL PROBABILITIES; VERY DEEP SUBMICRON TECHNOLOGIES (VDSM);

ENERGY UTILIZATION;

EID: 0346778796     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159678     Document Type: Conference Paper

References (12)

1. S. Bobba, I. N. Hajj, and N. R. Shanbhag. Analytical expressions for average bit statistics of signal lines in DSP architectures. In IEEE International Symposium on Circuits and Systems (ISCAS), pages 33-36, 1998.
2. J.-M. Chang and M. Pedram. Power optimization and synthesis at behavioral and system levels using formal methods. Kluwer Academic Publishers, 1999.
3. D. Eckerbert and P. Larsson-Edefors. Cycle-true leakage current modeling for CMOS gates. In IEEE International Symposium on Circuits and Systems (ISCAS), volume 5, pages 507-510, 2001.
4. A. García, L. D. Kabulepa, and M. Glesner. Transition activity estimation for generic data distributions. In IEEE International Symposium on Circuits and Systems (ISCAS), May 2002.
5. W. Kwong, D. Lee, D. Blaauw, and D. Sylvester. Analysis of simultaneous subthreshold and gate-oxide tunneling leakage current in nanometer CMOS design. In ISQED, Mar. 2003.
6. P. Landman and J. Rabaey. Architectural power analysis: the dual bit type method. IEEE Trans. on VLSI Systems, 3:173-187, June 1995.
7. M. Lundberg, K. Muhammad, K. Roy, and S. K. Wilson. A novel approach to high-level switching activity modeling with applications to low-power DSP system synthesis. IEEE Trans. on Signal Processing, 49:3157-3167, December 2001.
8. C.-G. Lyuh, T. Kim, and K.-W. Kim. Coupling-aware high-level interconnect synthesis for low power. In IEEE/ACM International Conference on Computer Aided Design (ICCAD), pages 609-613, 2002.
9. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj. Analytical estimation of signal transition activity from word level statistics. IEEE Trans. on CAD, pages 718-733, July 1997.
10. J. H. Satyanarayana and K. K. Parhi. Theoretical analysis of word-level switching activity in the presence of glitching and correlation. IEEE Trans. on VLSI Systems, pages 148-159, April 2000.
11. B. W. Silverman. Density estimation for statistics and data analysis. Monographs on Statistics and applied probability. Chapman & Hall, 1986.
12. D. Sylvester and C. Hu. Analytical modeling and characterization of deep-submicrometer interconnect. Proc. of the IEEE, 89(5):634-664, May 2001.